Skip to content

Add SystemVerilog Hsiao modules #59

Add SystemVerilog Hsiao modules

Add SystemVerilog Hsiao modules #59

Triggered via pull request January 17, 2024 16:49
@micprogmicprog
synchronize #16
sv_hsiao
Status Success
Total duration 1m 40s
Artifacts 1

ci.yml

on: pull_request
check-stale
27s
check-stale
lint-verilog
42s
lint-verilog
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter Expired
0 Bytes