Skip to content
View micprog's full-sized avatar

Highlights

  • Pro

Organizations

@pulp-platform

Block or report micprog

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. pulp-platform/redundancy_cells pulp-platform/redundancy_cells Public

    SystemVerilog IPs and Modules for architectural redundancy designs.

    SystemVerilog 8 7

  2. pulp-platform/bender pulp-platform/bender Public

    A dependency management tool for hardware projects.

    Rust 245 37

  3. pulp-platform/pulp pulp-platform/pulp Public

    This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.

    SystemVerilog 449 115

  4. pulp-platform/axi pulp-platform/axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1.1k 262

  5. pulp-platform/iDMA pulp-platform/iDMA Public

    A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)

    SystemVerilog 90 28

  6. pulp-platform/FlooNoC pulp-platform/FlooNoC Public

    A Fast, Low-Overhead On-chip Network

    SystemVerilog 132 21