| A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator |
Currently using icarus verilog. MAKE won't work if iverilog isn't installed.
forked from JenniferZyf0220/Systola
-
Notifications
You must be signed in to change notification settings - Fork 0
A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator
License
abaababa/Systola
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- SystemVerilog 93.1%
- Makefile 6.9%