| A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator |
Currently using icarus verilog. MAKE won't work if iverilog isn't installed.
-
Notifications
You must be signed in to change notification settings - Fork 3
A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator
License
JenniferZyf0220/Systola
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published