Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 195 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 195 Bytes

Systola

| A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator |

Currently using icarus verilog. MAKE won't work if iverilog isn't installed.