Skip to content
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion common.gypi
Original file line number Diff line number Diff line change
Expand Up @@ -38,7 +38,7 @@

# Reset this number to 0 on major V8 upgrades.
# Increment by one for each non-official patch applied to deps/v8.
'v8_embedder_string': '-node.37',
'v8_embedder_string': '-node.38',

##### V8 defaults for Node.js #####

Expand Down
1 change: 1 addition & 0 deletions deps/v8/AUTHORS
Original file line number Diff line number Diff line change
Expand Up @@ -334,3 +334,4 @@ Kotaro Ohsugi <[email protected]>
Jing Peiyang <[email protected]>
magic-akari <[email protected]>
Ryuhei Shima <[email protected]>
Domagoj Stolfa <[email protected]>
5 changes: 3 additions & 2 deletions deps/v8/src/codegen/riscv/assembler-riscv-inl.h
Original file line number Diff line number Diff line change
Expand Up @@ -115,8 +115,9 @@ void Assembler::set_target_compressed_address_at(
Address pc, Address constant_pool, Tagged_t target,
WritableJitAllocation* jit_allocation, ICacheFlushMode icache_flush_mode) {
if (COMPRESS_POINTERS_BOOL) {
Assembler::set_uint32_constant_at(pc, constant_pool, target, jit_allocation,
icache_flush_mode);
Assembler::set_uint32_constant_at(pc, constant_pool,
static_cast<uint32_t>(target),
jit_allocation, icache_flush_mode);
} else {
UNREACHABLE();
}
Expand Down
1 change: 1 addition & 0 deletions deps/v8/src/execution/riscv/simulator-riscv.h
Original file line number Diff line number Diff line change
Expand Up @@ -538,6 +538,7 @@ class Simulator : public SimulatorBase {
// Return central stack view, without additional safety margins.
// Users, for example wasm::StackMemory, can add their own.
base::Vector<uint8_t> GetCentralStackView() const;
static constexpr int JSStackLimitMargin() { return kAdditionalStackMargin; }

void IterateRegistersAndStack(::heap::base::StackVisitor* visitor);

Expand Down
34 changes: 34 additions & 0 deletions deps/v8/src/maglev/riscv/maglev-ir-riscv.cc
Original file line number Diff line number Diff line change
Expand Up @@ -224,6 +224,40 @@ void CheckedIntPtrToInt32::GenerateCode(MaglevAssembler* masm,
Operand(std::numeric_limits<int32_t>::min()));
}

void CheckFloat64SameValue::SetValueLocationConstraints() {
UseRegister(target_input());
// We need two because LoadFPRImmediate needs to acquire one as well in the
// case where value() is not 0.0 or -0.0.
set_temporaries_needed((value().get_scalar() == 0) ? 1 : 2);
set_double_temporaries_needed(
value().is_nan() || (value().get_scalar() == 0) ? 0 : 1);
}

void CheckFloat64SameValue::GenerateCode(MaglevAssembler* masm,
const ProcessingState& state) {
Label* fail = __ GetDeoptLabel(this, deoptimize_reason());
MaglevAssembler::TemporaryRegisterScope temps(masm);
DoubleRegister target = ToDoubleRegister(target_input());
if (value().is_nan()) {
__ JumpIfNotNan(target, fail);
} else {
DoubleRegister double_scratch = temps.AcquireScratchDouble();
Register scratch = temps.AcquireScratch();
__ Move(double_scratch, value().get_scalar());
__ CompareF64(scratch, EQ, double_scratch, target);
__ BranchFalseF(scratch, fail);
if (value().get_scalar() == 0) { // +0.0 or -0.0.
__ MacroAssembler::Move(scratch, target);
__ And(scratch, scratch, Operand(1ULL << 63));
if (value().get_bits() == 0) {
__ BranchTrueF(scratch, fail);
} else {
__ BranchFalseF(scratch, fail);
}
}
}
}

void Int32AddWithOverflow::SetValueLocationConstraints() {
UseRegister(left_input());
UseRegister(right_input());
Expand Down
Loading