Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Pdlloyd add verilog syntax #1961

Open
wants to merge 3 commits into
base: next
Choose a base branch
from
Open

Pdlloyd add verilog syntax #1961

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
a21d67f
Add Verilog and SystemVerilog syntax highlighting
Aug 10, 2022
2627e77
Added SystemVerilog line to documentation
Aug 10, 2022
dd6cc02
Added packdump and corrected SystemVerilog line in documentation to r…
Aug 10, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions .gitmodules
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -76,3 +76,6 @@
[submodule "sublime/syntaxes/extra/protobuf-syntax-highlighting"]
path = sublime/syntaxes/extra/protobuf-syntax-highlighting
url = https://github.com/VcamX/protobuf-syntax-highlighting.git
[submodule "sublime/syntaxes/extra/SystemVerilog"]
path = sublime/syntaxes/extra/SystemVerilog
url = https://github.com/TheClams/SystemVerilog
1 change: 1 addition & 0 deletions docs/content/documentation/content/syntax-highlighting.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -135,6 +135,7 @@ Here is a full list of supported languages and their short names:
- Stylus -> ["styl", "stylus"]
- SWI-Prolog -> ["pro"]
- Swift -> ["swift"]
- SystemVerilog -> ["sv", "svh", "v", "vh"]
- Tcl -> ["tcl"]
- TeX -> ["cls", "sty"]
- Textile -> ["textile"]
Expand Down
1 change: 1 addition & 0 deletions sublime/syntaxes/extra/SystemVerilog
Open in desktop
Submodule SystemVerilog added at 7eca70
Binary file modified sublime/syntaxes/newlines.packdump
View file
Open in desktop
Binary file not shown.