-
Notifications
You must be signed in to change notification settings - Fork 75
Issues: chipsalliance/sv-tests
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Suggest policy of reviewing failures before accepting new tests
#1871
opened Nov 27, 2021 by
wsnyder
Problems When Module Parameters are Passed Single Words of a Multi Bit Array in SystemVerilog but not Verilog
#1686
opened Aug 11, 2021 by
WhiteNinjaZ
Pull request "Compared test results" small feature requests
enhancement
New feature or request
good first issue
Good for newcomers
#1346
opened Feb 16, 2021 by
mithro
7 tasks
union versus intersection testing and the testing strategy in general
#1214
opened Dec 17, 2020 by
caryr
Add RedPitaya to cores
import-testsuite
Request to import some suite of (System)Verilog code to third_party/ and run.
#970
opened Jul 28, 2020 by
hzeller
Cross-check functionality in sv-tests against slang's "Language Support" page
#959
opened Jul 24, 2020 by
mithro
Auto-generate a "Language Support" page like slang's for each tool
#958
opened Jul 24, 2020 by
mithro
Import XilinxUnisimLibrary as a test suite?
import-testsuite
Request to import some suite of (System)Verilog code to third_party/ and run.
#903
opened Jun 30, 2020 by
mithro
Publish the history of the reports somewhere
enhancement
New feature or request
#771
opened Apr 21, 2020 by
mithro
Previous Next
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.