Skip to content

Actions: IObundle/iob-vexriscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
32 workflow runs
32 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Merge pull request #49 from arturum1/main CI #66: Commit 8618e43 pushed by jjts
October 29, 2024 18:19 37s main
main
October 29, 2024 18:19 37s
Update vexriscv according to new py2hwsw version. CI #65: Pull request #49 opened by arturum1
October 29, 2024 15:10 1m 27s arturum1:main
arturum1:main
October 29, 2024 15:10 1m 27s
Merge pull request #48 from arturum1/main CI #64: Commit 4179590 pushed by jjts
October 16, 2024 14:11 38s main
main
October 16, 2024 14:11 38s
Fix minimum value of confs CI #63: Pull request #48 synchronize by arturum1
October 16, 2024 14:08 1m 27s arturum1:main
arturum1:main
October 16, 2024 14:08 1m 27s
Fix minimum value of confs CI #62: Pull request #48 opened by arturum1
October 14, 2024 14:06 29s arturum1:main
arturum1:main
October 14, 2024 14:06 29s
Add correct suffixes to signals with directions CI #61: Pull request #47 opened by agrevin
October 10, 2024 22:53 57s agrevin:main
agrevin:main
October 10, 2024 22:53 57s
Merge pull request #46 from arturum1/main CI #60: Commit 999443d pushed by jjts
October 7, 2024 08:45 27s main
main
October 7, 2024 08:45 27s
Add SPDX license headers; Remove unneeded original_name and name attributes; CI #59: Pull request #46 opened by arturum1
October 7, 2024 03:59 3m 6s arturum1:main
arturum1:main
October 7, 2024 03:59 3m 6s
Merge pull request #45 from arturum1/main CI #58: Commit acc7405 pushed by jjts
October 2, 2024 20:17 2m 7s main
main
October 2, 2024 20:17 2m 7s
Use IOb interface for cbus of PLIC and CLINT; Add iob2axil converters. CI #57: Pull request #45 opened by arturum1
October 2, 2024 19:25 56s arturum1:main
arturum1:main
October 2, 2024 19:25 56s
Merge pull request #44 from agrevin/main CI #56: Commit 213a9a9 pushed by jjts
September 20, 2024 01:52 35s main
main
September 20, 2024 01:52 35s
Update portnames to new py2 standart CI #55: Pull request #44 synchronize by agrevin
September 19, 2024 19:30 30s agrevin:main
agrevin:main
September 19, 2024 19:30 30s
Merge pull request #43 from arturum1/main CI #54: Commit a522777 pushed by jjts
September 19, 2024 18:44 29s main
main
September 19, 2024 18:44 29s
Remove axi2axil converters for clint and plic; Update reset address to 0x40000000. CI #53: Pull request #43 synchronize by arturum1
September 19, 2024 16:43 1m 29s arturum1:main
arturum1:main
September 19, 2024 16:43 1m 29s
Update portnames to new py2 standart CI #52: Pull request #44 opened by agrevin
September 19, 2024 16:17 23s agrevin:main
agrevin:main
September 19, 2024 16:17 23s
Remove axi2axil converters for clint and plic; Update reset address to 0x40000000. CI #51: Pull request #43 opened by arturum1
September 19, 2024 14:31 1m 42s arturum1:main
arturum1:main
September 19, 2024 14:31 1m 42s
Merge pull request #42 from arturum1/main CI #50: Commit 4478da7 pushed by jjts
September 11, 2024 08:17 26s main
main
September 11, 2024 08:17 26s
Generate with py2hwsw; Remove req/resp and boot; Update uncached address range to match iob-soc peripherals. CI #49: Pull request #42 opened by arturum1
September 10, 2024 17:55 40s arturum1:main
arturum1:main
September 10, 2024 17:55 40s
Merge pull request #41 from arturum1/main CI #48: Commit b5ddff7 pushed by jjts
December 21, 2023 10:23 34s main
main
December 21, 2023 10:23 34s
chore(avalid): Rename signal to 'valid' CI #47: Pull request #41 opened by arturum1
December 21, 2023 05:18 1m 1s arturum1:main
arturum1:main
December 21, 2023 05:18 1m 1s
Merge pull request #40 from arturum1/main CI #46: Commit 90bfaaf pushed by jjts
October 27, 2023 14:57 1m 58s main
main
October 27, 2023 14:57 1m 58s
Remove LIB. CI #45: Pull request #40 opened by arturum1
October 27, 2023 14:18 58s arturum1:main
arturum1:main
October 27, 2023 14:18 58s
Merge pull request #39 from PedroAntunes178/main CI #44: Commit c1833e4 pushed by jjts
October 20, 2023 18:50 3m 31s main
main
October 20, 2023 18:50 3m 31s
VexRiscvAxi4LinuxPlicClint.v: boots Linux in Simulation. CI #43: Pull request #39 opened by PedroAntunes178
October 20, 2023 17:22 40m 36s PedroAntunes178:main
PedroAntunes178:main
October 20, 2023 17:22 40m 36s
Merge pull request #38 from PedroAntunes178/main CI #42: Commit a903278 pushed by jjts
October 18, 2023 18:41 10m 26s main
main
October 18, 2023 18:41 10m 26s