We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
32-bit Superscalar RISC-V CPU
Verilog 863 146
RISC-V CPU Core (RV32IM)
Verilog 1.3k 233
Various HDL (Verilog) IP Cores
Verilog 707 215
Basic RISC-V Test SoC
Verilog 104 29
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
C 268 43
Instruction set simulator for RISC-V, MIPS and ARM-v6m
C++ 89 17