Static Timing Analyzer for validating digital circuits timing from HDL files using C++. Spring 18.
To Run the DAG: ./out To Compile the project : g++ -std=c++11 DAGcreator.cpp -o out
-
Notifications
You must be signed in to change notification settings - Fork 0
refaay/Static_Timing_Analyzer
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Static Timing Analyzer for validating digital circuits timing from HDL files using C++, Spring 18
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published