Skip to content

@Pinata-Consulting Pinata-Consulting

Change the repository type filter

All

    Repositories list

    26 repositories

    • OpenROAD-flow-scripts

      Public
      Verilog
      •
      Other
      •288•1•0•18•Updated Nov 1, 2024Nov 1, 2024

    • OpenROAD

      Public
      OpenROAD's unified application implementing an RTL-to-GDS Flow
      Verilog
      •
      BSD 3-Clause "New" or "Revised" License
      •551•0•0•0•Updated Oct 29, 2024Oct 29, 2024

    • OpenSTA-parallax

      Public
      C++
      •
      GNU General Public License v3.0
      •22•0•0•0•Updated Sep 11, 2024Sep 11, 2024

    • bazel_clang_tidy

      Public
      Run clang-tidy on Bazel C++ targets directly, efficiently, with caching enabled
      Starlark
      •
      MIT License
      •57•0•0•0•Updated Aug 22, 2024Aug 22, 2024

    • OpenSTA

      Public
      OpenSTA engine
      C++
      •
      GNU General Public License v3.0
      •173•0•0•0•Updated Aug 13, 2024Aug 13, 2024

    • verilog-vcd-parser

      Public
      A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
      C++
      •
      MIT License
      •35•0•0•0•Updated Jul 5, 2024Jul 5, 2024

    • vscode-orfs

      Public
      TypeScript
      •
      BSD 3-Clause "New" or "Revised" License
      •0•0•0•0•Updated Jun 17, 2024Jun 17, 2024

    • docker-clang-toolchain

      Public
      clang-toolchain without gnu.
      Dockerfile
      •12•0•0•0•Updated May 22, 2024May 22, 2024

    • berkeley-hardfloat

      Public
      Scala
      •
      Other
      •87•0•0•0•Updated Apr 3, 2024Apr 3, 2024

    • FlameGraph

      Public
      Stack trace visualizer
      Perl
      •2k•0•0•0•Updated Mar 22, 2024Mar 22, 2024

    • ramulator2

      Public
      Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and evaluation of new memory system designs (e.g., new DRAM standards, emerging RowHammer mitigation techniques). Described in our paper https://people.inf.ethz.ch/omutlu/pub/Ramulator2_arxiv23.pdf
      C++
      •
      MIT License
      •58•0•0•0•Updated Mar 20, 2024Mar 20, 2024

    • rocket-chip

      Public
      Rocket Chip Generator
      Scala
      •
      Other
      •1.1k•0•0•0•Updated Mar 19, 2024Mar 19, 2024

    • chipyard

      Public
      An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •645•0•0•0•Updated Feb 1, 2024Feb 1, 2024

    • bazel_rules_hdl

      Public
      Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
      Starlark
      •
      Apache License 2.0
      •43•0•0•0•Updated Dec 13, 2023Dec 13, 2023

    • activate-gcloud-service-account

      Public
      MIT License
      •0•0•0•0•Updated Dec 1, 2023Dec 1, 2023

    • sphinxcontrib-hdl-diagrams

      Public
      Sphinx Extension which generates various types of diagrams from Verilog code.
      Python
      •
      Apache License 2.0
      •16•0•0•0•Updated Sep 26, 2023Sep 26, 2023

    • riscv-boom

      Public
      SonicBOOM: The Berkeley Out-of-Order Machine
      Scala
      •
      BSD 3-Clause "New" or "Revised" License
      •425•0•0•0•Updated Sep 16, 2023Sep 16, 2023

    • sphinx-wavedrom

      Public
      A sphinx extension that allows including wavedrom diagrams by using its text-based representation
      JavaScript
      •
      MIT License
      •19•0•0•0•Updated Sep 13, 2023Sep 13, 2023

    • volare

      Public
      Version manager (and builder) for the Google sky130 and gf180mcu Open PDK
      Python
      •
      Apache License 2.0
      •7•0•0•0•Updated Jan 4, 2023Jan 4, 2023

    • OpenLane

      Public
      OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
      Verilog
      •
      Apache License 2.0
      •373•0•0•0•Updated Jan 3, 2023Jan 3, 2023

    • sphinx-toolbox

      Public
      Box of handy tools for Sphinx 🧰 📔
      Python
      •
      MIT License
      •8•0•0•0•Updated Mar 19, 2022Mar 19, 2022

    • sphinxcontrib-gtkwave

      Public
      Sphinx extension to include VCD (value change dump) files using GTKWave
      Python
      •
      BSD 2-Clause "Simplified" License
      •3•0•0•0•Updated Feb 16, 2022Feb 16, 2022

    • sphinx-last-updated-by-git

      Public
      ⌚ Get the "last updated" time for each Sphinx page from Git
      Python
      •
      BSD 2-Clause "Simplified" License
      •9•0•0•0•Updated Jan 29, 2022Jan 29, 2022

    • datatemplates

      Public
      Sphinx plugin for generating RST on the fly from data files and templates.
      Python
      •
      Other
      •19•0•0•0•Updated Sep 2, 2021Sep 2, 2021

    • snooty-parser

      Public
      Python
      •
      Apache License 2.0
      •51•0•0•0•Updated Feb 1, 2021Feb 1, 2021

    • sphinxcontrib-pdfembed

      Public
      Sphinx extension to embedd a pdf file viewer in documentation webpages
      Python
      •
      MIT License
      •5•0•0•0•Updated Mar 16, 2019Mar 16, 2019