Skip to content

Pull requests: m-labs/migen

New pull request New
13 Open 153 Closed
13 Open 153 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add support for more call opcodes.
#298 opened Dec 2, 2024 by jasonbridges Loading…
3
Implement almost_full and almost_empty for Synchronous FIFOs
#294 opened Oct 10, 2024 by occheung Loading…
2
fhdl/structure: add check for equality for _Slice
#292 opened Sep 12, 2024 by maass-hamburg Loading…
17
migen/fhdl/tracer.py: update get_var_name() from amaranth
#283 opened Jan 11, 2024 by maribu Loading…
feature: add Module.print_hierarchy
#281 opened Nov 8, 2023 by shareefj Loading…
13
Fix ECP5 BRAM packing
#262 opened Jul 7, 2022 by madscientist159 Loading…
9
[WIP] coraz7: fix _connectors
#232 opened Dec 24, 2020 by astro Loading…
[enh] use Misc() properties in trellis' PCF
#221 opened Oct 4, 2020 by chmousset Loading…
1
examples/sim: add shift(-right) register examples
#217 opened Aug 27, 2020 by HarryMakes • Draft
2
migen.fhdl.specials: add per bit oe option to TSTriple
#205 opened Feb 26, 2020 by TomKeddie Loading…
2
migen.genlib: Improve "first word fall through" docs.
#152 opened Oct 27, 2018 by mithro Loading…
4
Ensure Memory that has a port with async_read=True is actually implemented as distributed ram
#105 opened Mar 29, 2018 by nakengelhardt Loading…
Output better error message for flash_proxy.
#79 opened Oct 8, 2017 by mithro Loading…
3
ProTip! Add no:assignee to see everything that’s not assigned.