V1.0.0

The first release of SOFA project, including

• Fabrication ready GDSII files for eFPGA IPs
• Architecture description files for eFPGA IPs
• Scripts to compile HDL designs to bitstreams using OpenFPGA
• A benchmarking suite of HDL designs
• Documentation about the eFPGA IPs