Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Make sure net is valid before setting it as wire LUT output #1719

Open
wants to merge 19 commits into
base: master
Choose a base branch
from
+7 −0

Merge branch 'master' into openfpga-wire-lut-output

57cb496
Select commit
Loading
Failed to load commit list.
Open

Make sure net is valid before setting it as wire LUT output #1719

Merge branch 'master' into openfpga-wire-lut-output
57cb496
Select commit
Loading
Failed to load commit list.
WIP / WIP succeeded Jun 23, 2024 in 0s

Ready for review

No match found based on configuration

Details

By default, WIP only checks the pull request title for the terms "WIP", "Work in progress" and "🚧".

You can configure both the terms and the location that the WIP app will look for by signing up for the pro plan: https://github.com/marketplace/wip. All revenue will be donated to Processing | p5.js – one of the most diverse and impactful Open Source community there is.

View more details on WIP