Skip to content
View jangam-ajay's full-sized avatar
:electron:
:electron:
0 followers · 5 following

Block or report jangam-ajay

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. VLSI_PD_ORCA_TOP VLSI_PD_ORCA_TOP Public

    PD_ORCA_TOP_28nm demonstrated a complete block-level ASIC PnR flow using Synopsys ICC2, transforming gate-level netlist to GDSII across floorplanning, power planning, placement, CTS, routing, and s…

    Tcl