Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cores/cpu/openc906: Align with pythondata RTL #2159

Merged
merged 1 commit into from
Jan 14, 2025

Conversation

FlyGoat
Copy link
Contributor

@FlyGoat FlyGoat commented Jan 13, 2025

Use RTL from pythondata-openc906, remove unused file lists, remove outdated bus conversion logic, remove "riscv-dm" and "ethmac" from mem_map as they can be allocated automatically, use DTM to implement add_jtag.

Get the core working.

Use RTL from pythondata-openc906, remove unused file lists,
remove outdated bus conversion logic, remove "riscv-dm" and
"ethmac" from mem_map as they can be allocated automatically,
use DTM to implement add_jtag.

Signed-off-by: Jiaxun Yang <[email protected]>
@enjoy-digital enjoy-digital merged commit 5619d48 into enjoy-digital:master Jan 14, 2025
1 check passed
@enjoy-digital
Copy link
Owner

Thanks @FlyGoat, this is merged.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants