Add picture of Dillo on a FPGA RISC-V CPU

dillo-browser · Nov 27, 2024 · 36cd45a · 36cd45a
1 parent 15c0508
commit 36cd45a
Show file tree

Hide file tree

Showing 3 changed files with 11 additions and 0 deletions.
diff --git a/gallery/img/fpga-rv32.jpg b/gallery/img/fpga-rv32.jpg
diff --git a/gallery/index.html b/gallery/index.html
@@ -215,6 +215,17 @@ <h2>Devices</h2>
 <h2>Screenshots</h2>
 <p>Screenshots of Dillo taken from the device itself.</p>
 
+<figure>
+  <a href="img/fpga-rv32.jpg">
+    <img alt="Dillo running on a FPGA" src="thumb/fpga-rv32.jpg"></a>
+  <figcaption>
+    <b>2024-11-20</b> -
+    Dillo 3.1.1 on a FPGA RISC-V CPU at 100 MHz with 64 MiB of RAM.
+    [<a href="http://www.fleasystems.com/">1</a>,
+	<a href="https://github.com/SpinalHDL/VexRiscv">2</a>].
+  </figcaption>
+</figure>
+
 <figure>
   <a href="img/macos-tiger.png">
     <img alt="Dillo running on Mac OS X Tiger 10.4" src="thumb/macos-tiger.jpg">

diff --git a/gallery/thumb/fpga-rv32.jpg b/gallery/thumb/fpga-rv32.jpg