Making Linux capable RISC-V Core one flip flop and LUT at a time (ArmleoCPU). ASIC Digital Design Engineer. Previously Node.js developer.
Pinned Loading
-
armleo_gpio
armleo_gpio PublicHighSpeed LVCMOS IO Cell IP for sky130; GPLv3 licensed. Use at your own risk. MPW5 Tapeout: https://github.com/armleo/armleo_gpio_mpw5
Verilog
-
armleo_gpio_mpw5
armleo_gpio_mpw5 PublicA test chip tapeout for MPW5 (confirmed); HighSpeed LVCMOS IO Cell IP for sky130: https://github.com/armleo/armleo_gpio
Verilog
-
-
sdram_controller
sdram_controller PublicSDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
Verilog 2
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.