Skip to content
View andreondra's full-sized avatar
🏝️
Tropic Square
🏝️
Tropic Square

Highlights

  • Pro

Organizations

@sermatec-opensource

Block or report andreondra

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

real time face swap and one-click video deepfake with only a single image

Python 48,452 7,118 Updated Mar 26, 2025

Train your AI self, amplify you, bridge the world

Python 6,125 400 Updated Mar 27, 2025

NVR with realtime local object detection for IP cameras

TypeScript 21,756 2,010 Updated Mar 27, 2025

UART DPI module

SystemVerilog 5 Updated Feb 13, 2019
C 27 5 Updated Nov 8, 2020

✔️The smallest header-only GUI library(4 KLOC) for all platforms

C++ 7,491 811 Updated Dec 22, 2023

📖 Automatically generates API documentation for your project based on Doxygen comments and code snippets in your markdown files.

Python 96 22 Updated Feb 19, 2025

RISC-V CSR Access Routines

C++ 14 3 Updated Dec 27, 2022

MOD/S3M/XM/IT Music Player for Arduino

C++ 172 28 Updated Jun 1, 2022

a multi-system chiptune tracker compatible with DefleMask modules

C++ 2,881 225 Updated Mar 27, 2025

Elliptic Curve Point compression/decompression for mbedtls

C 15 5 Updated Oct 14, 2024

Place for github actions used in CI jobs within Tropic Square organization

Shell 1 1 Updated Feb 13, 2025

A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.

Tcl 84 16 Updated Jan 29, 2025

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Verilog 240 56 Updated Mar 27, 2025

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Verilog 317 83 Updated Apr 30, 2024

OCRmyPDF adds an OCR text layer to scanned PDF files, allowing them to be searched

Python 25,442 1,667 Updated Mar 27, 2025

M-extension for RISC-V cores.

Verilog 27 9 Updated Nov 21, 2024

C++ JPEG compression/fuzzed low-RAM JPEG decompression codec with Public Domain or Apache 2.0 license

C 230 60 Updated Apr 12, 2024

Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker

Verilog 98 11 Updated Feb 17, 2023

DOOM Open Source Release

C++ 15,439 2,601 Updated May 24, 2024

MacOS like theme for all gtk based desktops

SCSS 7,194 654 Updated Mar 19, 2025

SDK for application development with TROPIC01 secure element

C 15 6 Updated Mar 27, 2025

Automated Infrastructure to detect, observe, and analyze Automatic Content Recognition (ACR) Tracking in Smart TVs using network traffic in LG and Samsung.

Python 14 Updated Sep 9, 2024

A template for running jtag_vpi simulations in vcs

C 3 6 Updated May 6, 2019

FuseSoC-based SoC for VeeR EH1 and EL2

Verilog 309 70 Updated Dec 11, 2024

JTAG DPI module for SystemVerilog RTL simulations

SystemVerilog 27 14 Updated Oct 30, 2015

VGA-compatible text mode functionality

Verilog 16 2 Updated May 16, 2020

Doom classic port to lightweight RISC‑V

C++ 88 26 Updated Jul 25, 2022

Doom port for DOS, optimized to be as fast as possible!

C 665 37 Updated Mar 27, 2025
Next
Showing results