Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add Microzed #99

Merged
merged 1 commit into from
Aug 5, 2020
Merged

Add Microzed #99

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
116 changes: 116 additions & 0 deletions nmigen_boards/microzed_z010.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,116 @@
from nmigen.build import *
from nmigen.vendor.xilinx_7series import *

__all__ = ["MicroZedZ010Platform"]

class MicroZedZ010Platform(Xilinx7SeriesPlatform):
device = "xc7z010"
package = "clg400"
speed = "1"
resources = []
connectors = [
Connector("JX1", 0,
"F9 J6 "
"F6 G6 "
"- - "
"- R11 "
"R19 T19 "
"T11 T12 "
"T10 U12 "
"- - "
"U13 V12 "
"V13 W13 "
"- - "
"T14 P14 "
"T15 R14 "
"- - "
"Y16 Y17 "
"W14 Y14 "
"- - "
"T16 V15 "
"U17 W15 "
"- - "
"U14 U18 "
"U15 U19 "
"- - "
"N18 N20 "
"P19 P20 "
"- - "
"T20 V20 "
"U20 W20 "
"- - "
"- - "
"Y18 V16 "
"Y19 W16 "
"- - "
"R16 T17 "
"R17 R18 "
"- - "
"V17 W18 "
"V18 W19 "
"- - "
"- - "
"N17 P15 "
"P18 P16 "
"- - "
"- - "
"- - "
"- - "
"- - "
"- - "
"K9 M9 "
"L10 M10 "
),
Connector("JX2", 0,
"E8 E9 "
"C6 D9 "
"E6 B5 "
"C5 C8 "
"R10 - "
"C7 - "
"G14 J15 "
"- - "
"C20 B19 "
"B20 A20 "
"- - "
"E17 D19 "
"D18 D20 "
"- - "
"E18 F16 "
"E19 F17 "
"- - "
"L19 M19 "
"L20 M20 "
"- - "
"M17 K19 "
"M18 J19 "
"- - "
"L16 K17 "
"L17 K18 "
"- - "
"H16 J18 "
"H17 H18 "
"- - "
"- - "
"G17 F19 "
"G18 F20 "
"- - "
"G19 J20 "
"G20 H20 "
"- - "
"K14 H15 "
"J14 G15 "
"- - "
"- - "
"N15 L14 "
"N16 L15 "
"- - "
"M14 K16 "
"M15 J16 "
"- - "
"- - "
"- - "
"- - "
"- - "
),
]
116 changes: 116 additions & 0 deletions nmigen_boards/microzed_z020.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,116 @@
from nmigen.build import *
from nmigen.vendor.xilinx_7series import *

__all__ = ["MicroZedZ020Platform"]

class MicroZedZ020Platform(Xilinx7SeriesPlatform):
device = "xc7z020"
package = "clg400"
speed = "1"
resources = []
connectors = [
Connector("JX1", 0,
"F9 J6 "
"F6 G6 "
"- - "
"- R11 "
"R19 T19 "
"T11 T12 "
"T10 U12 "
"- - "
"U13 V12 "
"V13 W13 "
"- - "
"T14 P14 "
"T15 R14 "
"- - "
"Y16 Y17 "
"W14 Y14 "
"- - "
"T16 V15 "
"U17 W15 "
"- - "
"U14 U18 "
"U15 U19 "
"- - "
"N18 N20 "
"P19 P20 "
"- - "
"T20 V20 "
"U20 W20 "
"- - "
"- - "
"Y18 V16 "
"Y19 W16 "
"- - "
"R16 T17 "
"R17 R18 "
"- - "
"V17 W18 "
"V18 W19 "
"- - "
"- - "
"N17 P15 "
"P18 P16 "
"- - "
"U7 T9 "
"V7 U10 "
"V8 T5 "
"W8 U5 "
"- - "
"K9 M9 "
"L10 M10 "
),
Connector("JX2", 0,
"E8 E9 "
"C6 D9 "
"E6 B5 "
"C5 C8 "
"R10 - "
"C7 - "
"G14 J15 "
"- - "
"C20 B19 "
"B20 A20 "
"- - "
"E17 D19 "
"D18 D20 "
"- - "
"E18 F16 "
"E19 F17 "
"- - "
"L19 M19 "
"L20 M20 "
"- - "
"M17 K19 "
"M18 J19 "
"- - "
"L16 K17 "
"L17 K18 "
"- - "
"H16 J18 "
"H17 H18 "
"- - "
"- - "
"G17 F19 "
"G18 F20 "
"- - "
"G19 J20 "
"G20 H20 "
"- - "
"K14 H15 "
"J14 G15 "
"- - "
"- - "
"N15 L14 "
"N16 L15 "
"- - "
"M14 K16 "
"M15 J16 "
"- - "
"Y12 V11 "
"Y13 V10 "
"V6 - "
"W6 V5 "
),
]