forked from QSCTech/zju-icicles
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Add 逻辑与计算机设计基础, 马克思主义基本原理, 毛泽东思想和中国特色社会主
义理论体系概论, 面向对象程序设计.
- Loading branch information
Showing
40 changed files
with
6 additions
and
4 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1 @@ | ||
我在考前的两个小时内高强度背诵了这份复习资料,成绩4+。对于考试时的选择和大题都十分好用。 |
Binary file not shown.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,11 +1,9 @@ | ||
《The MIPS32 Instruction Set》是 MIPS32 指令集最为规范的手册,我的汇编器实现都参考于此,同学们也可以用于指令格式速查、实现细节确认等。 | ||
|
||
两本《XST User Guide》中有许多关于 Verilog 的高级语法和最佳实践。 | ||
|
||
Verilog 语法指南:https://github.com/ZJUArch/verilog-general-guide | ||
|
||
MIPS 汇编器:https://github.com/DreaminginCodeZH/mipsasm | ||
|
||
MIPS 汇编器下载:https://github.com/DreaminginCodeZH/mipsasm/releases/latest | ||
|
||
关于 Verilog 的各种有用文档/指南在`逻辑与计算机设计基础/资料`中。 | ||
|
||
我的组成实验:https://github.com/DreaminginCodeZH/orgexp,可以使用 Tag 定位到各次实验。由于当时经验不足,代码质量不算最高,也可能有一些隐藏的错误,仅供参考。 |
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,3 @@ | ||
两本《XST User Guide》中有许多关于 Verilog 的高级语法和最佳实践。 | ||
|
||
Verilog 语法指南:https://github.com/ZJUArch/verilog-general-guide |
File renamed without changes.
File renamed without changes.
Binary file not shown.
File renamed without changes.
File renamed without changes.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.