Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[AutoBump] Merge with f035d9f0 (Oct 15) (13) #450

Open
wants to merge 290 commits into
base: bump_to_4b3f251b
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
290 commits
Select commit Hold shift + click to select a range
58d9703
[mlir][OpenMP] Implement the ConvertToLLVMPatternInterface (#101997)
fabianmcg Oct 11, 2024
cc8edbc
[SandboxVec][Interval][NFC] Rename From/To to Top/Bottom (#112034)
vporpo Oct 11, 2024
2967e5f
[RISCV] Enable store clustering by default (#73796)
asb Oct 11, 2024
77aa825
[lld][Hexagon] Support predicated-add GOT_16_X mask lookup (#111896)
androm3da Oct 11, 2024
16c8056
[AMDGPU][test] update test with update_mc_test_check (#111913)
broxigarchen Oct 11, 2024
3ed8acf
[SLP][NFC]Simplify check for external user parent basic block, NFC.
alexey-bataev Oct 11, 2024
111b062
[libc] Fix for adding macro I (#111872)
Sh0g0-1758 Oct 11, 2024
1de7165
[MemProf] Support cloning for indirect calls with ThinLTO (#110625)
teresajohnson Oct 11, 2024
38b0102
[MTE] Also test alignment and size of MTE globals (#112039)
fmayer Oct 11, 2024
9a97a57
[clang][frontend] Add support for attribute plugins for statement att…
ericastor Oct 11, 2024
8b46d40
[RISCV] Re-generate orc-b-patterns.ll for store clustering. NFC
topperc Oct 11, 2024
82b40fd
Fix scalar overload name constructed by ReplaceWithVeclib.cpp (#111095)
tex3d Oct 11, 2024
abe148a
[NFC][sanitizer][asan] Promote stack_id into ThreadContextBase (#111917)
vitalybuka Oct 11, 2024
f4cf624
[Docs] Fix typo in recent coro docs (#112005)
tsymalla Oct 11, 2024
6370546
[libc] Make strtointeger handle all bigint types (#111926)
michaelrj-google Oct 11, 2024
9025202
[RISCV] Make (sext_inreg X, i1) legal for XTHeadBb to cover the exist…
topperc Oct 11, 2024
e1cff8b
[lsan] Add debug option to "deflake" leaks (#112037)
vitalybuka Oct 11, 2024
aa44f59
[NFC][sanitizer] Add Debug utility to print thread history (#111948)
vitalybuka Oct 11, 2024
6d4edf2
[clang][CGOpenMPRuntime] Avoid Type::getPointerTo() (NFC) (#112017)
JOE1994 Oct 12, 2024
f1367a4
[clang-tidy][modernize-use-starts-ends-with] Add support for two ends…
nicovank Oct 12, 2024
fa81868
[lsan] Log thread history (#111949)
vitalybuka Oct 12, 2024
24ac6cf
[bazel] Port 58d97034c9c149d175c66440d31f46e9dfd4b760 (#112064)
keith Oct 12, 2024
1c28f31
[ELF] Pass Ctx &
MaskRay Oct 12, 2024
0fba838
[clang-format] Introduce "ReflowComments: IndentOnly" to re-indent co…
ichaer Oct 12, 2024
1ac6ef5
clang: Add llvm-mc to CLANG_TEST_DEPS (#112032)
arsenm Oct 12, 2024
966bee7
[InstCombine][NFC] Fix typo in is_fpclass.ll (#112067)
dtcxzyw Oct 12, 2024
6dd773b
[ELF] Pass Ctx &
MaskRay Oct 12, 2024
9bf2e20
[ELF] Pass Ctx & to OutputSection
MaskRay Oct 12, 2024
23c64be
[PGO] Preserve analysis results when nothing was instrumented (#93421)
samolisov Oct 12, 2024
c331332
[ELF] Pass Ctx & to InputSection
MaskRay Oct 12, 2024
d0606c2
[ELF] Make .comment have a non-full file
MaskRay Oct 12, 2024
dd326b1
[ELF] Pass Ctx &
MaskRay Oct 12, 2024
79d695f
[BOLT][NFCI] Speedup BAT::writeMaps
aaupov Oct 12, 2024
a62768c
[CodeGen] Simplify code with *Map::operator[] (NFC) (#112075)
kazutakahirata Oct 12, 2024
dbd1971
[ELF] Pass Ctx & to Symbol
MaskRay Oct 12, 2024
ba87515
[libc++][RFC] Always define internal feature test macros (#89178)
philnik777 Oct 12, 2024
9f24c14
[libc++][NFC] Remove non-existant macros from the clang-format file
philnik777 Oct 12, 2024
3292ce0
[Clang] fix overload resolution for object parameters with top-level …
a-tarasyuk Oct 12, 2024
7600713
[LLVM] New NoDivergenceSource function attribute (#111832)
trenouf Oct 12, 2024
cb2f161
AArch64: Remove incorrect REQUIRES arm-registered-target from test (#…
arsenm Oct 12, 2024
b9cae45
[mlir][linalg][NFC] Fix documentation. (#112009)
javedabsar1 Oct 12, 2024
6fd229a
[X86] Invert (and X, ~(and ~Y, Z)) back into (and X, (or Y, ~Z)) (#10…
Saldivarcher Oct 12, 2024
3acb0e9
[HIP] Replace use of `llvm-mc` with `clang` (#112041)
jhuber6 Oct 12, 2024
6a6af02
[Clang] Remove unused TC variable
jhuber6 Oct 12, 2024
9c2fc17
[Sema] Avoid repeated hash lookups (NFC) (#112071)
kazutakahirata Oct 12, 2024
abb594b
[SystemZ] Avoid repeated hash lookups (NFC) (#112072)
kazutakahirata Oct 12, 2024
b192f20
[BOLT] Avoid repeated hash lookups (NFC) (#112073)
kazutakahirata Oct 12, 2024
571354e
[clang-tidy] Avoid repeated hash lookups (NFC) (#112074)
kazutakahirata Oct 12, 2024
c9a1cff
[Analysis] Simplify code with DenseMap::operator[] (NFC) (#112082)
kazutakahirata Oct 12, 2024
51a2f50
[mlir][affine] fix the issue of ceildiv-mul-ceildiv form expression n…
lipracer Oct 12, 2024
a3bad9a
[ELF] Pass Ctx &
MaskRay Oct 12, 2024
8f9cce0
[libc++] Add container_traits (prework for `std::flat_map`) (#109578)
huixie90 Oct 12, 2024
ce65d4e
[libc][math][c23] Add exp2m1f16 C23 math function (#105690)
overmighty Oct 12, 2024
6976dee
[mlir][docs] Fix broken links in PDLL.md (#107965)
PragmaTwice Oct 12, 2024
02f42a7
[mlir] Fix typos in documentation (#110869)
tim-hoffman Oct 12, 2024
4468d58
[rtsan] Support basic call stack suppressions (#111608)
cjappl Oct 12, 2024
935810c
[mlir][arith] Fix type conversion in emulate-wide-int (#112104)
kuhar Oct 12, 2024
ec42778
[LV] Remove unused type declaration from ILV (NFC).
fhahn Oct 12, 2024
e866e6b
[compiler-rt] Implements DumpAllRegisters for windows intel archs. (#…
devnexen Oct 12, 2024
c275080
[lldb] Rename CommandReturnObject::Get.*Data -> Get.*String (#112062)
adrian-prantl Oct 12, 2024
4c25a53
[mlir] Start rewrite tool (#77668)
jpienaar Oct 12, 2024
464a7ee
[CodeGen] Generalize trap emission after SP check fail (#109744)
duk-37 Oct 13, 2024
7928e14
[BOLT] Avoid repeated map lookups (NFC) (#112118)
kazutakahirata Oct 13, 2024
48deb35
[AMDGPU] Avoid repeated hash lookups (NFC) (#112115)
kazutakahirata Oct 13, 2024
b2cac3b
[bazel] Add missing dependency for 58d97034c9c149d175c66440d31f46e9df…
d0k Oct 13, 2024
9220f64
[NVPTX] Avoid repeated hash lookups (NFC) (#112117)
kazutakahirata Oct 13, 2024
1641745
[lld] Avoid repeated hash lookups (NFC) (#112119)
kazutakahirata Oct 13, 2024
d1620c1
[Scalar] Simplify code with *Map::operator[] (NFC) (#112120)
kazutakahirata Oct 13, 2024
a153a32
[BPF] Avoid repeated map lookups (NFC) (#112123)
kazutakahirata Oct 13, 2024
8e010ac
[WebAssembly] Avoid repeated hash lookups (NFC) (#112124)
kazutakahirata Oct 13, 2024
c1b206f
[clang][python] Don't add check-clang-python to check-all if cross-co…
asb Oct 13, 2024
38dfcd9
[ELF] Pass Ctx & to read32/write32
MaskRay Oct 13, 2024
002ca63
[ELF] Pass Ctx & to (read|write)(16|64)
MaskRay Oct 13, 2024
9fe567f
[ELF] Pass Ctx & to Mips
MaskRay Oct 13, 2024
e5f7e73
[ORC] Skip reoptimization test on COFF-ARM64.
sunho Oct 13, 2024
0dbc85a
[ELF] Pass Ctx & to Arch-specific code
MaskRay Oct 13, 2024
2c5dd03
[ELF] Pass Ctx & to check*
MaskRay Oct 13, 2024
77f8297
[mlir][sparse] Improve sparse tensor type constraints (#112133)
matthias-springer Oct 13, 2024
cd12ffb
[mlir][debug] Allow multiple DIGlobalVariableExpression on globals. (…
abidh Oct 13, 2024
dba54fb
[RISCV] Add support for inline asm constraint vd (#111653)
tclin914 Oct 14, 2024
1a787b3
[LoongArch] Support .option directive
wangleiat Oct 14, 2024
3da7d55
[NFC][AMDGPU] Remove unnecessary member `ForceEmitZeroWaitcnts` (#112…
shiltian Oct 14, 2024
ed77df5
[NFC] clang-format llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
shiltian Oct 14, 2024
c01ddbe
RISC-V: Select FCANONICALIZE (#112083)
wzssyqa Oct 14, 2024
4a0dc3e
[AMDGPU][SplitModule] Handle !callees metadata (#108802)
Pierre-vh Oct 14, 2024
4722c6b
[openmp] Use core_siblings_list if physical_package_id not available …
nikic Oct 14, 2024
102f76b
[Flang][AliasAnalysis] Alias analysis for tmp arrays (#111972)
DominikAdamski Oct 14, 2024
367c3c9
[flang] correctly deal with bind(c) derived type result ABI (#111969)
jeanPerier Oct 14, 2024
4b31568
[mlir][linalg] Bugfix for `InlineScalarOperands` (#111534)
CoTinker Oct 14, 2024
5bf81e5
Clang: Support minimumnum and maximumnum intrinsics (#96281)
wzssyqa Oct 14, 2024
a07639f
[AArch64] Increase inline memmove limit to 16 stored registers (#111848)
davemgreen Oct 14, 2024
57cd6d8
[llvm][docs] Document how to get admin permissions for a Buildbot wor…
DavidSpickett Oct 14, 2024
d4ea086
[lldb] Replace Code Owners with Maintainers (#111686)
DavidSpickett Oct 14, 2024
7fc3491
[compiler-rt][RISCV] Use u64 data type for marchid and mimpid (#112163)
cyyself Oct 14, 2024
d6827f6
Fix CMake dependencies on mlir-linalg-ods-yaml-gen (#111973)
RoboTux Oct 14, 2024
dbfca24
[MIR] Serialize virtual register flags (#110228)
optimisan Oct 14, 2024
3dba5d8
[MIR] Add missing noteNewVirtualRegister callbacks (#111634)
optimisan Oct 14, 2024
828d72b
[GlobalISel] Add an assert for the DemandedElts APInt size. (#112150)
davemgreen Oct 14, 2024
0cfa6e2
[clangd] Let DefineOutline tweak handle member functions (#95235)
ckandeler Oct 14, 2024
bec839d
[AMDGPU] Serialize WWM_REG vreg flag (#110229)
optimisan Oct 14, 2024
851817b
fuzzer/strncmp.test: Increase iteration to 20M.
chapuni Oct 14, 2024
f3aebe6
[llvm][ARM] Add Addend Checks for MOVT and MOVW instructions. (#111970)
Stylie777 Oct 14, 2024
fe1e1e3
Add myself as the PS4/PS5 code owner (#108002)
jmorse Oct 14, 2024
52e5683
[GlobalISel][ARM] Legalization of G_CONSTANT using constant pool (#98…
spavloff Oct 14, 2024
751db4b
[clang] Move Sema::WarnedStackExhausted from public to private. (#111…
bricknerb Oct 14, 2024
fdf2b0a
[LangRef] Document that sret only works with void returns (#112167)
workingjubilee Oct 14, 2024
c5f82f7
ValueTracking: introduce llvm::isNotCrossLaneOperation (#112011)
artagnon Oct 14, 2024
5af8cec
Revert "Fix CMake dependencies on mlir-linalg-ods-yaml-gen (#111973)"
RoboTux Oct 14, 2024
4bf6e83
[clang][Driver][AVR] Reject c/c++ compilation for avr1 devices (#111798)
benshi001 Oct 14, 2024
ccb9835
[X86] LowerShift - lower vXi8 shifts of an uniform constant using PSH…
RKSimon Oct 14, 2024
f778861
[X86] vselect-packss.ll - regenerate test checks with vpternlog comments
RKSimon Oct 14, 2024
387b37a
[LLVM] [Clang] Support for Gentoo `*t64` triples (64-bit time_t ABIs)…
mgorny Oct 14, 2024
6a98c4a
Revert "[llvm][ARM] Add Addend Checks for MOVT and MOVW instructions.…
Stylie777 Oct 14, 2024
c978f0f
[clang] Fix segmentation fault caused by stack overflow on deeply nes…
bricknerb Oct 14, 2024
9cc6d6e
[compiler-rt] Explicitly enable C extensions for profile (#110555)
tambry Oct 14, 2024
7f06d8a
[SCEV] Retain SCEVSequentialMinMaxExpr if an operand may trigger UB. …
fhahn Oct 14, 2024
39aae57
[ORC] skip reoptimization tests on PPC.
sunho Oct 14, 2024
9edc454
[InstCombine] Drop range attributes in `foldIsPowerOf2OrZero` (#112178)
dtcxzyw Oct 14, 2024
8b20f1b
[MIR] Fix tests for flags in register info (#112179)
optimisan Oct 14, 2024
e692af8
[MLIR] Update APInt construction to correctly set isSigned/implicitTr…
nikic Oct 14, 2024
429387a
[RISCV] Support Expressions in .insn Directives (#111893)
lenary Oct 14, 2024
bdf241c
ValueTracking: handle more ops in isNotCrossLaneOperation (#112183)
artagnon Oct 14, 2024
f3947aa
[gn] port aa44f59abf39
nico Oct 14, 2024
4c78c8c
[clang][bytecode] Fix discarding block expressions (#112185)
tbaederr Oct 14, 2024
f9bc00e
[SLP]Initial support for interleaved loads
alexey-bataev Oct 14, 2024
11f625c
[DAG] Enhance SDPatternMatch to match integer minimum and maximum pat…
c8ef Oct 14, 2024
8a7a7a4
[Flang] [Semantics] [OpenMP] Fix semantic check to not report error f…
raghavendhra Oct 14, 2024
c2d8112
Silence a "not all control paths return a value" diagnostic; NFC
AaronBallman Oct 14, 2024
a3b0c31
Revert "[DAG] Enhance SDPatternMatch to match integer minimum and max…
c8ef Oct 14, 2024
cd6c2b8
[NewPM][CodeGen] Port StackColoring to NPM (#111812)
optimisan Oct 14, 2024
c765b5e
[AST] Avoid repeated set lookups (NFC) (#112155)
kazutakahirata Oct 14, 2024
fd8a4b0
[X86] combineAndnp - fold ANDN(SEXT(SETCC()),X) -> SELECT(NOT(SETCC()…
RKSimon Oct 14, 2024
d81c2f1
[X86] canCreateUndefOrPoisonForTargetNode - X86ISD::VPERMV3 shuffles …
RKSimon Oct 14, 2024
4459a9b
[Sema] Avoid repeated hash lookups (NFC) (#112156)
kazutakahirata Oct 14, 2024
23c8340
[BOLT] Avoid repeated set lookups (NFC) (#112157)
kazutakahirata Oct 14, 2024
ef436f3
[mlir] Avoid repeated hash lookups (NFC) (#112158)
kazutakahirata Oct 14, 2024
9c64b5e
[ARM] Simplify code with std::map::operator[] (NFC) (#112159)
kazutakahirata Oct 14, 2024
253ff32
[clang-format] Stop crashing when formatting Verilog (#112043)
sstwcw Oct 14, 2024
b53186f
[gn build] Port 8f9cce0bef31
nico Oct 14, 2024
91a0fec
[SLP][NFC]Replace unreachable instructions by rets, NFC.
alexey-bataev Oct 14, 2024
3dedcab
[lldb] Make the system log a NOOP on Windows (#112052)
JDevlieghere Oct 14, 2024
ddb64e6
[AArch64] Add support for Armv9.6-A FEAT_MPAM system registers (#111822)
jthackray Oct 14, 2024
a8b5115
[MLIR][NVGPU] Fix the cga_cluster.mlir test (#112191)
durga4github Oct 14, 2024
84b99b4
[NFC][CodingStandard] Extend if-else brace example with else-if (#112…
jurahul Oct 14, 2024
81fee74
[Hexagon] Mark instructions as part of the frame setup to fix test su…
pkarveti Oct 14, 2024
cbc4be2
[AMDGPU] Use MachineInstr::mayLoadOrStore. NFC.
jayfoad Oct 14, 2024
839344f
[clang][flang][mlir] Reapply "Support -frecord-command-line option (#…
tarunprabhu Oct 14, 2024
aa2c0f3
[ARM] [AArch32] Add support for Arm China STAR-MC1 CPU (#110085)
AlbertHuang-CPU Oct 14, 2024
ab902ee
[SLP][NFC]Replace more unreachable terminators by rets, NFC
alexey-bataev Oct 14, 2024
7900daa
[MLIR] Fix parseInteger(uint64_t) for large values
d0k Oct 14, 2024
eb83e4a
[llvm][llvm-lit] Fix typo in --resultdb-output help
DavidSpickett Oct 14, 2024
09fa2f0
[Clang] Add explicit visibility symbol macros (#108276)
fsfod Oct 14, 2024
8e5aa53
[C2y] Add test coverage for N3298 (#112033)
AaronBallman Oct 14, 2024
a31e834
[RISCV][VLOPT] Update test cases to use riscv-enable-vl-optimizer and…
michaelmaitland Oct 14, 2024
a746594
[AMDGPU] Skip terminators when forcing emit zero flag (#112116)
shiltian Oct 14, 2024
cef66aa
[Clang] Diagnose additional ObjC statements as function effect violat…
dougsonos Oct 14, 2024
cf456ed
[OpenACC] implement loop 'worker' clause. (#112206)
erichkeane Oct 14, 2024
ab6ec7a
[clang] Mark `__builtin_convertvector` and `__builtin_shufflevector` …
c8ef Oct 14, 2024
39ac8b2
[clang][GNU] Pass -t through to the linker (#112106)
keith Oct 14, 2024
c79e5ac
[clang-tidy][readability-identifier-naming] Support namespace aliases…
keith Oct 14, 2024
b5600c6
[TargetLowering][SelectionDAG] Exploit nneg Flag in UINT_TO_FP (#108931)
mmarjieh Oct 14, 2024
a89e016
[lldb] Improve unwinding for discontinuous functions (#111409)
labath Oct 14, 2024
3c4f009
[BOLT] Support perf2bolt-N in the driver
aaupov Oct 14, 2024
f4ba6a6
[libc][complex] Set up headers and add documentation for complex.h. (…
Sh0g0-1758 Oct 14, 2024
2f077ec
[RISCV][VLOPT] Enable VLOptimizer for vl-opt.ll test file
michaelmaitland Oct 14, 2024
d4efc3e
[Coverage][WebAssembly] Add initial support for WebAssembly/WASI (#11…
kateinoigakukun Oct 14, 2024
53c9553
[scudo] Apply the min release threshold to the group (#112014)
ChiaHungDuan Oct 14, 2024
8906bff
[libc][complex] Silence `pedantic` warning (#112239)
Sh0g0-1758 Oct 14, 2024
36a4055
[mlir][SCF] Multiply lower bound in loop range folding (#111875)
superlopuh Oct 14, 2024
82e89c0
[RISCV][VLOPT] Add support for 11.9 min/max instructions (#112198)
michaelmaitland Oct 14, 2024
c2c4db8
[RISCV][VLOPT] Add support for 11.11 div instructions (#112201)
michaelmaitland Oct 14, 2024
30a06e8
[CUDA] Add support for CUDA-12.6 and sm_100 (#112028)
Artem-B Oct 14, 2024
8bb100b
[bazel] Add missing dependencies for d4efc3e097f40afbe8ae275150f49bb0…
d0k Oct 14, 2024
a121702
Undef _TIME_BITS along with _FILE_OFFSET_BITS
tpetazzoni Jul 19, 2024
0eaccee
[Clang] Diagnose dangling references in std::vector. (#111753)
hokein Oct 14, 2024
96c3207
[NVTPX] Copy kernel arguments as byte array (#110356)
mkuron Oct 14, 2024
9bf68c2
[Headers] [ARM64EC] Fix extra tokens inside intrin0.h preprocessor di…
MaxEW707 Oct 14, 2024
e052c4c
[NFC] [MTE] Use aarch64-linux-android34 for globals test (#112050)
fmayer Oct 14, 2024
66723a0
[HIP] Suport LLVM Driver (#112249)
petrhosek Oct 14, 2024
08bfc9b
[SandboxVec][DAG] Avoid unnecessary dependency scan and improve descr…
vporpo Oct 14, 2024
037938d
Revert "[scudo] Apply the min release threshold to the group" (#112252)
ChiaHungDuan Oct 14, 2024
db57fc4
[RISCV][VLOPT] Fix passthru check in getOperandInfo (#112244)
lukel97 Oct 14, 2024
76173b1
[libc] Add Linux mman extension remap_file_pages. (#110307)
AlyElashram Oct 14, 2024
140cbca
Revert "[AMDGPU][SplitModule] Handle !callees metadata (#108802)"
nico Oct 14, 2024
d0b6709
[libc][math] Fix issignaling macro usage in the implementation. (#112…
lntue Oct 14, 2024
9cc6e6f
[lldb] Use CFPropertyListCreateData in debugserver (NFC) (#112262)
JDevlieghere Oct 14, 2024
c4131cb
[Fuchsia][cmake] Avoid referencing cxx_shared in compiler-rt (#112257)
ilovepi Oct 14, 2024
58bf78c
[lld][WebAssembly] Fix build break when building liblldWasm.so (#112275)
kateinoigakukun Oct 14, 2024
d0d54fa
[RISCV] Move "let rd = 0" into class body. NFC
topperc Oct 14, 2024
b8ee0aa
[compiler-rt] DumpAllRegisters implementation for windows arm64. (#11…
devnexen Oct 14, 2024
1c17484
[RISCV] Use RVInst16CB for C_SRLI64_HINT and C_SRAI64_HINT. (#112250)
topperc Oct 14, 2024
d8de239
Revert "[lldb] Improve unwinding for discontinuous functions (#111409)"
rastogishubham Oct 14, 2024
f032622
[MSan] Copy tests for 32-bit architectures (#111835)
k-kashapov Oct 14, 2024
3484ed9
[docs][clang-tools-extra] Fix broken document link in ReleaseNotes.rst
nicovank Oct 14, 2024
fc08ad6
[SandboxVec][DAG] Implement UnscheduledSuccs (#112255)
vporpo Oct 14, 2024
9eddc8b
[lldb] Expose structured command diagnostics via the SBAPI. (#112109)
adrian-prantl Oct 14, 2024
6277465
Reapply "[clang][CodeGen] Zero init unspecified fields in initializer…
yabinc Oct 14, 2024
9b8dbe2
[libc][complex] Fix compiler warnings for usage of complex.h header. …
lntue Oct 14, 2024
b26c514
[SandboxVectorizer] Add container class to track and manage SeedBundl…
Sterling-Augustine Oct 14, 2024
ac39696
[Vectorize] Fix -Wunused-variable in DependencyGraph.h (NFC)
DamonFool Oct 14, 2024
cadfd0b
[libc] Also add `-Wno-pedantic` when building with clang. (#112286)
lntue Oct 14, 2024
6539481
[lldb] Account for DWARF 5 sections in TestCTF.py
JDevlieghere Oct 14, 2024
8225938
[lldb] Remove ASL (Apple System Log) support from debugserver (NFC) (…
JDevlieghere Oct 15, 2024
637e81f
Reland `[CodeGenPrepare] Convert `ctpop(X) ==/!= 1` into `ctpop(X) u<…
dtcxzyw Oct 15, 2024
1cb8314
[lldb][test] Remove objcopy detection from API tests' CMakeLists.txt …
dzhidzhoev Oct 15, 2024
7215d50
[mlir][LLVMIR] Add sinh/cosh/tanh intrinsic ops (#111912)
pengmai Oct 15, 2024
b9f0867
[LLVM] Re-add `Intrinsic::getDeclaration` for out-of-tree code (#112242)
jurahul Oct 15, 2024
ee64684
Revert "[clang-format] Correctly annotate */& in if condition with br…
owenca Oct 15, 2024
784230b
[AMDGPU] Tidy SIPreAllocateWWMRegs after recent changes (NFCI) (#111967)
perlfu Oct 15, 2024
c6ba7b3
[Triple] Make mipsel-*-windows-* use COFF files by default (#107809)
hpoussin Oct 15, 2024
97ccd86
[COFF] Add MIPS relocation types (#107814)
hpoussin Oct 15, 2024
b373278
[Sanitizers] Intercept timer_create (#112285)
fmayer Oct 15, 2024
5462725
[RISCV] Rename rs1_wb to rd in some C instructions. NFC (#112269)
topperc Oct 15, 2024
cbe76a2
[flang][cuda] Add cuf.register_kernel operation (#112268)
clementval Oct 15, 2024
2a68f82
Revert "[flang][cuda] Add cuf.register_kernel operation" (#112306)
clementval Oct 15, 2024
ae7751f
[RISCV][VCIX] Add a tied constraint between rd and rs3 in sf.v.xvv an…
4vtomat Oct 15, 2024
a1463ca
[RISCV] Add missing assembler test case for c.addi zero, 0. NFC (#112…
topperc Oct 15, 2024
706c9da
[compiler-rt] Fix GH-112254 DumpAllRegs for win arm64. (#112305)
devnexen Oct 15, 2024
cb3e7b3
Reapply "[scudo] Apply the min release threshold to the group" (#1122…
ChiaHungDuan Oct 15, 2024
bad04dc
[lldb] Avoid repeated hash lookups (NFC) (#112301)
kazutakahirata Oct 15, 2024
3733b0c
[Clang] Fix a DeclContext mismatch when parsing nested lambda paramet…
zyn0217 Oct 15, 2024
08ddbab
[X86][AMX] Fix missing stride register for tileloadd (#110226)
phoebewang Oct 15, 2024
b3a8400
(reland) [AMDGPU][SplitModule] Handle !callees metadata (#108802)
Pierre-vh Oct 14, 2024
a54d88f
[APFloat] Fix `APFloat::getOne` (#112308)
dtcxzyw Oct 15, 2024
5b330a7
clang: Fix hipstdpar test relying on default target (#111975)
arsenm Oct 15, 2024
51d0e40
[clang][bytecode] Fix __builtin_convertvector with float-cast (#112238)
tbaederr Oct 15, 2024
37bd788
[Clang][Sema] Fix templated array size calculation. (#96464)
awson Oct 15, 2024
57d109c
[clang-tidy][NFC] Fix a typo (#112283)
thevar1able Oct 15, 2024
bc09beb
[AMDGPU] Avoid repeated hash lookups (NFC) (#112309)
kazutakahirata Oct 15, 2024
1ae9fe5
[MLIR][TableGen] Use const pointers for various `Init` objects (#112316)
jurahul Oct 15, 2024
0d906a4
[mlir][Transforms] Dialect conversion: add `originalType` param to ma…
matthias-springer Oct 15, 2024
9aef0fd
[mlir][tblgen] Add additional constructor to Adaptor class (#112144)
matthias-springer Oct 15, 2024
04546a0
[GlobalISel] Support vector G_UNMERGE_VALUES in computeKnownBits. (#1…
davemgreen Oct 15, 2024
708b154
[AArch64][GlobalISel] Add gisel run lines for more MULL tests. NFC
davemgreen Oct 15, 2024
c180da9
[APInt] Fix getAllOnes() with zero width (#112227)
nikic Oct 15, 2024
5a7b79c
[WebAssembly] Fix feature coalescing (#110647)
nikic Oct 15, 2024
b528b13
[clang] Fix crash related to _BitInt constant split (#112218)
Fznamznon Oct 15, 2024
3c91a2f
[VPlan] Implement VPReductionRecipe::computeCost(). NFC (#107790)
ElvisWang123 Oct 15, 2024
e290152
[ubsan][test] Enable Misc/Linux tests on all Posix systems (#111497)
rorth Oct 15, 2024
11903e8
[sanitizer][test] Unify LD_LIBRARY_PATH handling (#111498)
rorth Oct 15, 2024
4852120
[Sema]Use tag name lookup for class names (#112166)
spaits Oct 15, 2024
9efb07f
[IR] Add `samesign` flag to icmp instruction (#111419)
elhewaty Oct 15, 2024
8d8bb40
[Verifier] Verify attribute `denormal-fp-math[-f32]` (#112310)
dtcxzyw Oct 15, 2024
fe526ae
InstCombine/test: cover foldSelectValueEquivalence (#111694)
artagnon Oct 15, 2024
f719886
Add pre-commit test for LiveDebugVariables reorder issue
dstenb Sep 20, 2024
9786198
[LiveDebugVariables] Fix a DBG_VALUE reordering issue (#111124)
dstenb Sep 20, 2024
d27394a
[LLVM][SelectionDAG] Ensure Constant[FP]SDnode only store references …
paulwalker-arm Oct 15, 2024
1c6c850
InstCombine: extend select-equiv to support vectors (#111966)
artagnon Oct 15, 2024
f035d9f
[lldb][test] Fix TestStdCXXDisassembly test for case when tests are l…
dzhidzhoev Oct 15, 2024
e8aa382
[AutoBump] Merge with f035d9f0 (Oct 15)
jorickert Jan 14, 2025
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
The table of contents is too big for display.
Diff view
Diff view
  •  
  •  
  •  
11 changes: 6 additions & 5 deletions bolt/include/bolt/Profile/BoltAddressTranslation.h
Original file line number Diff line number Diff line change
Expand Up @@ -141,15 +141,13 @@ class BoltAddressTranslation {
uint64_t FuncOutputAddress) const;

/// Write the serialized address translation table for a function.
template <bool Cold>
void writeMaps(std::map<uint64_t, MapTy> &Maps, uint64_t &PrevAddress,
raw_ostream &OS);
template <bool Cold> void writeMaps(uint64_t &PrevAddress, raw_ostream &OS);

/// Read the serialized address translation table for a function.
/// Return a parse error if failed.
template <bool Cold>
void parseMaps(std::vector<uint64_t> &HotFuncs, uint64_t &PrevAddress,
DataExtractor &DE, uint64_t &Offset, Error &Err);
void parseMaps(uint64_t &PrevAddress, DataExtractor &DE, uint64_t &Offset,
Error &Err);

/// Returns the bitmask with set bits corresponding to indices of BRANCHENTRY
/// entries in function address translation map.
Expand All @@ -161,6 +159,9 @@ class BoltAddressTranslation {

std::map<uint64_t, MapTy> Maps;

/// Ordered vector with addresses of hot functions.
std::vector<uint64_t> HotFuncs;

/// Map a function to its basic blocks count
std::unordered_map<uint64_t, size_t> NumBasicBlocksMap;

Expand Down
8 changes: 2 additions & 6 deletions bolt/lib/Core/BinaryFunction.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -3684,9 +3684,8 @@ BinaryFunction::BasicBlockListType BinaryFunction::dfs() const {
BinaryBasicBlock *BB = Stack.top();
Stack.pop();

if (Visited.find(BB) != Visited.end())
if (!Visited.insert(BB).second)
continue;
Visited.insert(BB);
DFS.push_back(BB);

for (BinaryBasicBlock *SuccBB : BB->landing_pads()) {
Expand Down Expand Up @@ -3879,11 +3878,8 @@ void BinaryFunction::disambiguateJumpTables(
JumpTable *JT = getJumpTable(Inst);
if (!JT)
continue;
auto Iter = JumpTables.find(JT);
if (Iter == JumpTables.end()) {
JumpTables.insert(JT);
if (JumpTables.insert(JT).second)
continue;
}
// This instruction is an indirect jump using a jump table, but it is
// using the same jump table of another jump. Try all our tricks to
// extract the jump table symbol and make it point to a new, duplicated JT
Expand Down
8 changes: 3 additions & 5 deletions bolt/lib/Core/DIEBuilder.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -57,11 +57,9 @@ getDWOName(llvm::DWARFUnit &CU,
"DW_AT_dwo_name/DW_AT_GNU_dwo_name does not exist.");
if (DwarfOutputPath) {
DWOName = std::string(sys::path::filename(DWOName));
auto Iter = NameToIndexMap.find(DWOName);
if (Iter == NameToIndexMap.end())
Iter = NameToIndexMap.insert({DWOName, 0}).first;
DWOName.append(std::to_string(Iter->second));
++Iter->second;
uint32_t &Index = NameToIndexMap[DWOName];
DWOName.append(std::to_string(Index));
++Index;
}
DWOName.append(".dwo");
return DWOName;
Expand Down
6 changes: 2 additions & 4 deletions bolt/lib/Passes/Instrumentation.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -109,9 +109,8 @@ static bool hasAArch64ExclusiveMemop(
BinaryBasicBlock *BB = BBQueue.front().first;
bool IsLoad = BBQueue.front().second;
BBQueue.pop();
if (Visited.find(BB) != Visited.end())
if (!Visited.insert(BB).second)
continue;
Visited.insert(BB);

for (const MCInst &Inst : *BB) {
// Two loads one after another - skip whole function
Expand All @@ -126,8 +125,7 @@ static bool hasAArch64ExclusiveMemop(
if (BC.MIB->isAArch64ExclusiveLoad(Inst))
IsLoad = true;

if (IsLoad && BBToSkip.find(BB) == BBToSkip.end()) {
BBToSkip.insert(BB);
if (IsLoad && BBToSkip.insert(BB).second) {
if (opts::Verbosity >= 2) {
outs() << "BOLT-INSTRUMENTER: skip BB " << BB->getName()
<< " due to exclusive instruction in function "
Expand Down
22 changes: 10 additions & 12 deletions bolt/lib/Profile/BoltAddressTranslation.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -143,8 +143,8 @@ void BoltAddressTranslation::write(const BinaryContext &BC, raw_ostream &OS) {

// Output addresses are delta-encoded
uint64_t PrevAddress = 0;
writeMaps</*Cold=*/false>(Maps, PrevAddress, OS);
writeMaps</*Cold=*/true>(Maps, PrevAddress, OS);
writeMaps</*Cold=*/false>(PrevAddress, OS);
writeMaps</*Cold=*/true>(PrevAddress, OS);

BC.outs() << "BOLT-INFO: Wrote " << Maps.size() << " BAT maps\n";
BC.outs() << "BOLT-INFO: Wrote " << FuncHashes.getNumFunctions()
Expand Down Expand Up @@ -182,8 +182,7 @@ size_t BoltAddressTranslation::getNumEqualOffsets(const MapTy &Map,
}

template <bool Cold>
void BoltAddressTranslation::writeMaps(std::map<uint64_t, MapTy> &Maps,
uint64_t &PrevAddress, raw_ostream &OS) {
void BoltAddressTranslation::writeMaps(uint64_t &PrevAddress, raw_ostream &OS) {
const uint32_t NumFuncs =
llvm::count_if(llvm::make_first_range(Maps), [&](const uint64_t Address) {
return Cold == ColdPartSource.count(Address);
Expand Down Expand Up @@ -213,16 +212,17 @@ void BoltAddressTranslation::writeMaps(std::map<uint64_t, MapTy> &Maps,
: 0;
uint32_t Skew = 0;
if (Cold) {
auto HotEntryIt = Maps.find(ColdPartSource[Address]);
assert(HotEntryIt != Maps.end());
size_t HotIndex = std::distance(Maps.begin(), HotEntryIt);
auto HotEntryIt = llvm::lower_bound(HotFuncs, ColdPartSource[Address]);
assert(HotEntryIt != HotFuncs.end());
size_t HotIndex = std::distance(HotFuncs.begin(), HotEntryIt);
encodeULEB128(HotIndex - PrevIndex, OS);
PrevIndex = HotIndex;
// Skew of all input offsets for cold fragments is simply the first input
// offset.
Skew = Map.begin()->second >> 1;
encodeULEB128(Skew, OS);
} else {
HotFuncs.push_back(Address);
// Function hash
size_t BFHash = getBFHash(HotInputAddress);
LLVM_DEBUG(dbgs() << "Hash: " << formatv("{0:x}\n", BFHash));
Expand Down Expand Up @@ -311,17 +311,15 @@ std::error_code BoltAddressTranslation::parse(raw_ostream &OS, StringRef Buf) {
return make_error_code(llvm::errc::io_error);

Error Err(Error::success());
std::vector<uint64_t> HotFuncs;
uint64_t PrevAddress = 0;
parseMaps</*Cold=*/false>(HotFuncs, PrevAddress, DE, Offset, Err);
parseMaps</*Cold=*/true>(HotFuncs, PrevAddress, DE, Offset, Err);
parseMaps</*Cold=*/false>(PrevAddress, DE, Offset, Err);
parseMaps</*Cold=*/true>(PrevAddress, DE, Offset, Err);
OS << "BOLT-INFO: Parsed " << Maps.size() << " BAT entries\n";
return errorToErrorCode(std::move(Err));
}

template <bool Cold>
void BoltAddressTranslation::parseMaps(std::vector<uint64_t> &HotFuncs,
uint64_t &PrevAddress, DataExtractor &DE,
void BoltAddressTranslation::parseMaps(uint64_t &PrevAddress, DataExtractor &DE,
uint64_t &Offset, Error &Err) {
const uint32_t NumFunctions = DE.getULEB128(&Offset, &Err);
LLVM_DEBUG(dbgs() << "Parsing " << NumFunctions << (Cold ? " cold" : "")
Expand Down
4 changes: 2 additions & 2 deletions bolt/tools/driver/llvm-bolt.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -202,9 +202,9 @@ int main(int argc, char **argv) {

ToolName = argv[0];

if (llvm::sys::path::filename(ToolName) == "perf2bolt")
if (llvm::sys::path::filename(ToolName).starts_with("perf2bolt"))
perf2boltMode(argc, argv);
else if (llvm::sys::path::filename(ToolName) == "llvm-boltdiff")
else if (llvm::sys::path::filename(ToolName).starts_with("llvm-boltdiff"))
boltDiffMode(argc, argv);
else
boltMode(argc, argv);
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -165,7 +165,7 @@ void CrtpConstructorAccessibilityCheck::check(

WithFriendHintIfNeeded(
diag(Ctor->getLocation(),
"%0 contructor allows the CRTP to be %select{inherited "
"%0 constructor allows the CRTP to be %select{inherited "
"from|constructed}1 as a regular template class; consider making "
"it private%select{| and declaring the derived class as friend}2")
<< Access << IsPublic << NeedsFriend
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -137,11 +137,11 @@ static bool mayShadow(const NamedDecl *ND0,
const ConfusableIdentifierCheck::ContextInfo *
ConfusableIdentifierCheck::getContextInfo(const DeclContext *DC) {
const DeclContext *PrimaryContext = DC->getPrimaryContext();
auto It = ContextInfos.find(PrimaryContext);
if (It != ContextInfos.end())
auto [It, Inserted] = ContextInfos.try_emplace(PrimaryContext);
if (!Inserted)
return &It->second;

ContextInfo &Info = ContextInfos[PrimaryContext];
ContextInfo &Info = It->second;
Info.PrimaryContext = PrimaryContext;
Info.NonTransparentContext = PrimaryContext;

Expand Down
Loading
Loading