Skip to content
View SI-RISCV's full-sized avatar
💯
Check https://github.com/riscv-mcu
💯
Check https://github.com/riscv-mcu

Block or report SI-RISCV

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. e200_opensource e200_opensource Public archive

    Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

    Verilog 2.7k 1k

  2. hbird-e-sdk hbird-e-sdk Public archive

    Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/

    C 111 86

0 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

April 2025

SI-RISCV has no activity yet for this period.
Loading