verilog HDL
Implement password verification on FPGA board equiped with 4×4 keyboard using verilog HDL. Only when the sequence of numbers entered is the same as the password set, the circuit output a signal indicating that the input is correct.
-
Notifications
You must be signed in to change notification settings - Fork 0
RHTome/Password-validation
About
verilog HDL
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published