Skip to content

Pull requests: OpenXiangShan/difftest

New pull request New
9 Open 746 Closed
9 Open 746 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

feat(xs-nightly): test xiangshan simv with acceleration
#808 opened Jan 14, 2026 by klin02 Loading…
fix(fpga-nightly): track default branchs and fpga-release
#807 opened Jan 14, 2026 by klin02 • Draft
1
feat(difftest): refactor transfer logic with ready-valid pipeline
#802 opened Jan 10, 2026 by klin02 • Draft
chore(ci): enlarge JVM_XMX for xiangshan elaboration
#798 opened Jan 8, 2026 by klin02 Loading…
1
feat(Xstatistics): support Xstatistics
#791 opened Dec 30, 2025 by tastynoob Loading…
fix(SimJTAG): remove wire delays for newer version of verilator
#748 opened Dec 1, 2025 by cyyself Loading…
5
fpga: add sematic checkpoint pc check
#591 opened Feb 28, 2025 by xiaokamikami • Draft
1
feat: add design version info at runtime
#508 opened Nov 15, 2024 by cebarobot Loading…
22
difftest: lightqs runahead and oraclebp support for xs
#108 opened Feb 28, 2023 by chenguokai Loading…
1
ProTip! Updated in the last three days: updated:>2026-01-11.