Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

chore(TestTop): support for upwards CMO for CHI TestTop #267

Merged
merged 2 commits into from
Oct 29, 2024
Merged

chore(TestTop): support for upwards CMO for CHI TestTop #267

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
e76c453
chore(TestTop): support for upwards CMO for CHI TestTop
Kumonda221-CrO3 Oct 14, 2024
0ddcb67
Merge branch 'master' into testtop-chi-cmo
Kumonda221-CrO3 Oct 28, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
18 changes: 18 additions & 0 deletions src/test/scala/chi/TestTop.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -62,6 +62,9 @@ class TestTop_CHIL2(numCores: Int = 1, numULAgents: Int = 0, banks: Int = 1, iss
}
}

val l1cmo_req_nodes = (0 until numCores).map(i => BundleBridgeSource(Some(() => DecoupledIO(new CMOReq))))
val l1cmo_resp_nodes = (0 until numCores).map(i => BundleBridgeSink(Some(() => DecoupledIO(new CMOResp))))

// val l2 = LazyModule(new TL2CHICoupledL2())
val l2_nodes = (0 until numCores).map(i => LazyModule(new TL2CHICoupledL2()(new Config((site, here, up) => {
case L2ParamKey => cacheParams.copy(
Expand Down Expand Up @@ -99,6 +102,9 @@ class TestTop_CHIL2(numCores: Int = 1, numULAgents: Int = 0, banks: Int = 1, iss
TLLogger(s"L2_L1[${i}].UL[${j}]", !cacheParams.FPGAPlatform && cacheParams.enableTLLog) :=
l1i
}

l2.cmo_sink_node.foreach(_ := l1cmo_req_nodes(i))
l2.cmo_source_node.foreach(l1cmo_resp_nodes(i) := _)

l2.managerNode :=
TLXbar() :=*
Expand Down Expand Up @@ -146,6 +152,15 @@ class TestTop_CHIL2(numCores: Int = 1, numULAgents: Int = 0, banks: Int = 1, iss
node.makeIOs()(ValName(s"mmio_port_$i"))
}

if (cacheParams.hasCMO) {
l1cmo_req_nodes.zipWithIndex.foreach { case (node, i) =>
node.makeIOs()(ValName(s"cmo_req_$i"))
}
l1cmo_resp_nodes.zipWithIndex.foreach { case (node, i) =>
node.makeIOs()(ValName(s"cmo_resp_$i"))
}
}

val io = IO(Vec(numCores, new Bundle() {
val chi = new PortIO()(p.alterPartial { case CHIIssue => issue })
}))
Expand Down Expand Up @@ -193,6 +208,9 @@ object TestTopCHIHelper {
elaboratedTopDown = false,
FPGAPlatform = onFPGAPlatform,

// CMO
hasCMO = true,

// prefetch
prefetch = Seq(BOPParameters()),

Expand Down
Loading