Skip to content
View AryaD-ece's full-sized avatar
💭
Bits, gates, and embedded dreams.
💭
Bits, gates, and embedded dreams.
  • 18:37 (UTC +05:30)

Block or report AryaD-ece

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. LTspice-Portfolio- LTspice-Portfolio- Public

    A curated collection of fundamental analog and digital circuit simulations demonstrating core concepts in VLSI design. This repository includes characterization of a CMOS inverter, a common-source …

    1

  2. FPGA-Race-Timer FPGA-Race-Timer Public

    Real-time race timer implemented on AMD Real Digital Boolean Board (Spartan-7 FPGA) using Vivado and Verilog.

  3. Zentry Zentry Public

    A 2-layer secure vault system built in Python.