Skip to content
View Aquaticfuller's full-sized avatar

Block or report Aquaticfuller

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. OpenExSys_NoC OpenExSys_NoC Public

    OpenExSys_NoC a mesh-based network on chip IP.

    SystemVerilog 10

  2. OpenExSys_CoherentCache OpenExSys_CoherentCache Public

    OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.

    SystemVerilog 8

  3. ORV32s ORV32s Public

    C

  4. axi_llc axi_llc Public

    Forked from pulp-platform/axi_llc

    SystemVerilog

  5. axi axi Public

    Forked from pulp-platform/axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog

  6. culsans culsans Public

    Forked from pulp-platform/culsans

    Tightly-coupled cache coherence unit for CVA6 using the ACE protocol

    C

24 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

March 2025

Created 1 repository
Opened 6 pull requests in 4 repositories
Loading