-
Notifications
You must be signed in to change notification settings - Fork 0
/
notes.txt
36 lines (27 loc) · 1.09 KB
/
notes.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
re: how core is tested, the peripherals section:
TRAP -> Memory Mapped Locations -> Calls functions on Peripherals -> Interacts with (real or simulated) Hardware
\_________/ \----------/ \---------/
| | |
v v v
OS Baseline Simulator Peripheral Trait Impls
(i.e. the shims)
(we test each of these pieces individually)
## Baseline Simulator Mem-Mapped Tests:
First: Let's do GPIO.
Let's do the Control Register first:
-------------------
|15 ... 2| 1 .. 0 |
-------------------
|(Unused)| State |
-------------------
Reads first:
For each state in {Disabled, Output, Input, Interrupt}:
- Set the Gpio Shim to be this state
- Run:
* # Assuming the address of G0_CR is in 0x10, run this:
* LDI R0, x10 # at location 0x0000
- Assert that R0 is correct:
* Disabled => 0
* Output => 1
* Input => 2
* Interrupt => 3