Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

PynqZ1 Allocate failed for high number of dram0_depth #91

Open
arif-pens77 opened this issue Sep 26, 2022 · 3 comments
Open

PynqZ1 Allocate failed for high number of dram0_depth #91

arif-pens77 opened this issue Sep 26, 2022 · 3 comments

Comments

@arif-pens77
Copy link

arif-pens77 commented Sep 26, 2022

I successfully create .bit and .hwh files for specific architecture on PynqZ1. The architecture in *.tarch is listed below:

{
"data_type": "FP16BP8",
"array_size": 8,
"dram0_depth": 4194304,
"dram1_depth": 4194304,
"local_depth": 10240,
"accumulator_depth": 4096,
"simd_registers_depth": 1,
"stride0_depth": 8,
"stride1_depth": 8,
"number_of_threads": 1,
"thread_queue_depth": 8
}

and for architecture,py file is listed below:

pynqz1_ext4 = Architecture(
data_type=DataType.FP16BP8,
array_size=8,
dram0_depth=4194304,
dram1_depth=4194304,
local_depth=10240,
accumulator_depth=4096,
simd_registers_depth=1,
stride0_depth=8,
stride1_depth=8,
number_of_threads=1,
thread_queue_depth=8,
)

Unfortunatele, I got error when execute tcu = Driver(pynqz1_ext4, overlay.axi_dma_0, debug=True).

pynqZ1Error

The error is gone when the size of dram0_depth and dram1_depth are reduced to 2097152.
I need bigger size for dram_depth (such as 4194304) because this setting number successfully compile Resnet50v2 model for TCU, and create required files such as The manifest (tmodel), The Tensil program (tprog) and weights data (tdata).

@petrohi or anyone, Could you please give me some advices to fix this issue?. Thank you.

@tdb-alcorn
Copy link
Contributor

This number may be limited by the available CMA available in the PYNQ runtime. Can you try following these steps to increase CMA? https://www.tensil.ai/docs/tutorials/yolo-ultra96v2/#3-prepare-pynq-and-tf-lite

@arif-pens77
Copy link
Author

arif-pens77 commented Oct 6, 2022

This number may be limited by the available CMA available in the PYNQ runtime. Can you try following these steps to increase CMA? https://www.tensil.ai/docs/tutorials/yolo-ultra96v2/#3-prepare-pynq-and-tf-lite

According to the link, It is for Ultra96 board. Currently, I am working on Pynq-Z1 board. Is it safe for PynqZ1 board?
Please let me know, before I try it. Thank you.

@arif-pens77
Copy link
Author

This number may be limited by the available CMA available in the PYNQ runtime. Can you try following these steps to increase CMA? https://www.tensil.ai/docs/tutorials/yolo-ultra96v2/#3-prepare-pynq-and-tf-lite

I just tried following the tutorial. Now, my PynqZ1 board cannot boot.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Development

No branches or pull requests

2 participants