Skip to content

Issues: spcl/dace

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

104 Open 276 Closed
104 Open 276 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Inlining of scalar member variables of classes
#1113 opened Sep 22, 2022 by twicki
5
Unexpected results when having symbolic shaped arrays and negative indices
#1086 opened Aug 11, 2022 by huanglangwen
8
Xilinx FPGA hardware compilation fails because dace generates invalid kernel names (in projects with hierarchical folder structure) that are more than 64 characters long
#1068 opened Jul 23, 2022 by krishnakumarg1984
7
Getting started tutorial needs updating
#1011 opened May 31, 2022 by JamieJQuinn
1
1
Gemm FPGA bug Something isn't working fpga
#1001 opened May 23, 2022 by TizianoDeMatteis
Some failed test bug Something isn't working fpga
#909 opened Dec 30, 2021 by bartokon
10
CUDA/FPGA compilation errors
#908 opened Dec 25, 2021 by bartokon
11
Convert between different vector sizes on FPGA
#770 opened Jun 28, 2021 by definelicht
How to optimize DaCe SpMV? (unoptimized version 20x slower than SciPy sparse dot)
#715 opened May 13, 2021 by learning-chip
9
Parallel execution within SDFG connected component enhancement New feature or request
#703 opened May 5, 2021 by TizianoDeMatteis
Support nested processing elements in Xilinx kernels codegen enhancement New feature or request fpga
#675 opened Apr 2, 2021 by definelicht
Benchmark against other frameworks with Python/numpy frontend
#669 opened Mar 31, 2021 by learning-chip
6
Fine-grained delegation of reads and writes in codegen codegen enhancement New feature or request
#666 opened Mar 30, 2021 by definelicht
Let defined_vars.add emit code and use defined_vars.get to verify codegen enhancement New feature or request
#665 opened Mar 30, 2021 by definelicht
Python frontend: Better support for scalar-ranges and dynamic ranges 2.0 frontend
#650 opened Mar 17, 2021 by tbennun
2 of 3 tasks
1
Check for applicability of a LibNode expansion enhancement New feature or request libraries Issues related to DaCe libraries/library nodes.
#642 opened Mar 12, 2021 by TizianoDeMatteis
1
Refactor RedundantArray and RedundantSecondArray enhancement New feature or request transformations
#638 opened Mar 9, 2021 by alexnick83
@tbennun @alexnick83
Use num_compute_units to create Intel systolic arrays codegen fpga
#527 opened Dec 9, 2020 by definelicht
@definelicht @TizianoDeMatteis
Copy between overlapping memory regions codegen
#375 opened Sep 28, 2020 by tbennun
Copy from non-Stream data to a Stream generated erroneous code bug Something isn't working codegen
#368 opened Sep 23, 2020 by alexnick83
CUDA Codegen Error bug Something isn't working codegen
#335 opened Aug 6, 2020 by sancierra
Scheduling and WCR Issues of 'Pure' reduce expansion on CUDA bug Something isn't working codegen
#292 opened Jun 23, 2020 by sancierra
1
FPGA polybench sample present unnecessary kernel arguments bug Something isn't working fpga
#259 opened May 8, 2020 by TizianoDeMatteis
2
FPGA polybench samples fail before codegen bug Something isn't working fpga
#258 opened May 8, 2020 by TizianoDeMatteis
Special case for stream subsets? codegen enhancement New feature or request fpga frontend
#245 opened May 1, 2020 by definelicht
ProTip! no:milestone will show everything without a milestone.