Are there any options to add during the build phase to enable the use of the vector computing of the RISC-V core?