forked from KiCad/Capacitors_THT.pretty
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathC_Axial_D8_L21_P28.kicad_mod
40 lines (40 loc) · 2.12 KB
/
C_Axial_D8_L21_P28.kicad_mod
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
(module C_Axial_D8_L21_P28 (layer F.Cu)
(at 0 0)
(descr "Axial Electrolytic Capacitor Diameter 8mm x Length 21mm, Pitch 28mm")
(tags "Electrolytic Capacitor")
(fp_text reference REF** (at 14 -5.3) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value C_Axial_D8_L21_P28 (at 14 5.3) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 10 4) (end 24 4) (layer F.SilkS) (width 0.15))
(fp_line (start 9 4) (end 4 4) (layer F.SilkS) (width 0.15))
(fp_line (start 9 -4) (end 4 -4) (layer F.SilkS) (width 0.15))
(fp_line (start 24 -4) (end 10 -4) (layer F.SilkS) (width 0.15))
(fp_line (start 24 4) (end 24 -4) (layer F.SilkS) (width 0.15))
(fp_line (start 23 -4) (end 23 4) (layer F.SilkS) (width 0.15))
(fp_line (start 4 4) (end 4 -4) (layer F.SilkS) (width 0.15))
(fp_line (start 10 4) (end 10 3) (layer F.SilkS) (width 0.15))
(fp_line (start 10 3) (end 9 3) (layer F.SilkS) (width 0.15))
(fp_line (start 9 3) (end 9 4) (layer F.SilkS) (width 0.15))
(fp_line (start 9 -4) (end 9 -3) (layer F.SilkS) (width 0.15))
(fp_line (start 9 -3) (end 10 -3) (layer F.SilkS) (width 0.15))
(fp_line (start 10 -3) (end 10 -4) (layer F.SilkS) (width 0.15))
(fp_line (start 19 0) (end 21 0) (layer F.SilkS) (width 0.15))
(fp_line (start 4 0) (end 1 0) (layer F.SilkS) (width 0.15))
(fp_line (start 27 0) (end 24 0) (layer F.SilkS) (width 0.15))
(fp_line (start 6 0) (end 8 0) (layer F.SilkS) (width 0.15))
(fp_line (start 7 1) (end 7 -1) (layer F.SilkS) (width 0.15))
(fp_line (start -1 -4.3) (end 29 -4.3) (layer F.CrtYd) (width 0.05))
(fp_line (start 29 -4.3) (end 29 4.3) (layer F.CrtYd) (width 0.05))
(fp_line (start 29 4.3) (end -1 4.3) (layer F.CrtYd) (width 0.05))
(fp_line (start -1 4.3) (end -1 -4.3) (layer F.CrtYd) (width 0.05))
(pad 1 thru_hole rect (at 0 0) (size 1.3 1.3) (drill 0.8) (layers *.Cu *.Mask F.SilkS))
(pad 2 thru_hole circle (at 28 0) (size 1.3 1.3) (drill 0.8) (layers *.Cu *.Mask F.SilkS))
(model Capacitors_ThroughHole.3dshapes/C_Axial_D8_L21_P28.wrl
(at (xyz 0.551181 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)