Skip to content

Commit aa070ef

Browse files
Istvan CsomortaniCsomi
authored andcommitted
README.md: State the main purpose of the repository
1 parent e7cca7c commit aa070ef

File tree

1 file changed

+4
-2
lines changed

1 file changed

+4
-2
lines changed

README.md

Lines changed: 4 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,9 @@
11

22
# HDL Reference Designs
33

4-
[Analog Devices Inc.](http://www.analog.com/en/index.html) HDL libraries and projects.
4+
[Analog Devices Inc.](http://www.analog.com/en/index.html) HDL libraries and projects for various reference design and prototyping systems.
5+
This repository contains HDL code (Verilog or VHDL) and the required Tcl scripts to create and build a specific FPGA
6+
example design using Xilinx and/or Intel tool chain.
57

68
## Support
79

@@ -27,7 +29,7 @@ Please make sure that you have the [required](https://github.com/analogdevicesin
2729

2830
### How to build a project
2931

30-
For building a project, you have to use the [GNU Make tool](https://www.gnu.org/software/make/). If you're a
32+
For building a project (generate a bitstream), you have to use the [GNU Make tool](https://www.gnu.org/software/make/). If you're a
3133
Windows user please checkout [this page](https://wiki.analog.com/resources/fpga/docs/build#windows_environment_setup), to see how you can install this tool.
3234

3335
To build a project, checkout the [latest release](https://github.com/analogdevicesinc/hdl/releases), after that just **cd** to the

0 commit comments

Comments
 (0)