You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: README.md
+4-2Lines changed: 4 additions & 2 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -1,7 +1,9 @@
1
1
2
2
# HDL Reference Designs
3
3
4
-
[Analog Devices Inc.](http://www.analog.com/en/index.html) HDL libraries and projects.
4
+
[Analog Devices Inc.](http://www.analog.com/en/index.html) HDL libraries and projects for various reference design and prototyping systems.
5
+
This repository contains HDL code (Verilog or VHDL) and the required Tcl scripts to create and build a specific FPGA
6
+
example design using Xilinx and/or Intel tool chain.
5
7
6
8
## Support
7
9
@@ -27,7 +29,7 @@ Please make sure that you have the [required](https://github.com/analogdevicesin
27
29
28
30
### How to build a project
29
31
30
-
For building a project, you have to use the [GNU Make tool](https://www.gnu.org/software/make/). If you're a
32
+
For building a project (generate a bitstream), you have to use the [GNU Make tool](https://www.gnu.org/software/make/). If you're a
31
33
Windows user please checkout [this page](https://wiki.analog.com/resources/fpga/docs/build#windows_environment_setup), to see how you can install this tool.
32
34
33
35
To build a project, checkout the [latest release](https://github.com/analogdevicesinc/hdl/releases), after that just **cd** to the
0 commit comments