This repository was archived by the owner on Aug 18, 2021. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 53
This repository was archived by the owner on Aug 18, 2021. It is now read-only.
Mali GP: Failed to reset core Mali_GP executing glmark2-es-wayland #50
Copy link
Copy link
Open
Description
Hi,
I'm testing with a Sopine-A64 board using Wayland/Weston, and running glmark2-es-wayland I get this error:
[ 273.292832] Mali: ERR: /media/carlos/a64/sunxi-mali/r6p2/src/devicedrv/mali/common/mali_mmu.c
[ 273.304571] mali_mmu_raw_reset() 279
[ 273.304571]
[ 273.304577] Reset request failed, MMU status is 0x00000018
[ 273.317001]
[ 273.428287] Mali: ERR: /media/carlos/a64/sunxi-mali/r6p2/src/devicedrv/mali/common/mali_gp.c
[ 273.439917] mali_gp_reset_wait() 178
[ 273.439917]
[ 273.439922] Mali GP: Failed to reset core Mali_GP, rawstat: 0x00707bff
[ 273.453387]
After that, there are a lot of error messages like this:
[ 278.439652] WARNING: CPU: 3 PID: 0 at kernel/sched/core.c:3540 schedule_idle+0x30/0x40
[ 278.447560] Modules linked in: ipv6 mali(O) crc32_ce snd_soc_simple_card crct10dif_ce snd_soc_simple_card_utils
[ 278.457653] CPU: 3 PID: 0 Comm: swapper/3 Tainted: G W O 4.18.0-rc7-next-20180731 #4
[ 278.466509] Hardware name: SoPine with baseboard (DT)
[ 278.471555] pstate: 60000005 (nZCv daif -PAN -UAO)
[ 278.476341] pc : schedule_idle+0x30/0x40
[ 278.480264] lr : do_idle+0x188/0x290
[ 278.483833] sp : ffff0000094ebf30
[ 278.487143] x29: ffff0000094ebf30 x28: 0000000000000000
[ 278.492451] x27: 0000000000000000 x26: 0000000000000000
[ 278.497759] x25: 0000000000000000 x24: 0000000000000000
[ 278.503068] x23: 0000000000000000 x22: ffff0000090096c8
[ 278.508376] x21: 0000000000000003 x20: 0000000000000008
[ 278.513684] x19: 0000000000000085 x18: 0000000000000400
[ 278.518993] x17: 0000000000000000 x16: 0000000000000000
[ 278.524301] x15: 0000000000000000 x14: ffff000008a51730
[ 278.529610] x13: 0000000000000030 x12: ffff000008a51710
[ 278.534919] x11: 0000000000000010 x10: ffff000008a51708
[ 278.540226] x9 : 0000000000000000 x8 : 0000000000000004
[ 278.545534] x7 : 000080006cfcb000 x6 : 000000019aec9747
[ 278.550842] x5 : 000000000bb14dcd x4 : 000000000624dd2f
[ 278.556150] x3 : 000080006cfcb000 x2 : ffff800075fc95e0
[ 278.561457] x1 : 0000000000000000 x0 : 0000000000000001
[ 278.566765] Call trace:
[ 278.569211] schedule_idle+0x30/0x40
[ 278.572784] do_idle+0x188/0x290
[ 278.576010] cpu_startup_entry+0x20/0x30
[ 278.579933] secondary_start_kernel+0x190/0x1d0
[ 278.584456] ---[ end trace 420f2910630831f4 ]---
[ 278.589093] bad: scheduling from the idle thread!
My DT mali fragment is like this:
mali: gpu@0x01c40000 {
compatible = "allwinner,sun8i-h3-mali", "arm,mali-400";
reg = <0x01c40000 0x10000>;
interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "gp",
"gpmmu",
"pp0",
"ppmmu0",
"pp1",
"ppmmu1",
"pmu";
clocks = <&ccu CLK_BUS_GPU>, <&ccu CLK_GPU>;
clock-names = "bus", "core";
resets = <&ccu RST_BUS_GPU>;
};
Metadata
Metadata
Assignees
Labels
No labels