Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Allow swizzles to be receivers of assignments in generated SystemVerilog for nets #530

Open
mkorbel1 opened this issue Nov 22, 2024 · 0 comments
Open

Allow swizzles to be receivers of assignments in generated SystemVerilog for nets #530

mkorbel1 opened this issue Nov 22, 2024 · 0 comments
Labels
enhancement New feature or request

Comments

@mkorbel1
Copy link
Contributor

Motivation

It's legal in SystemVerilog for an assignment to be a swizzle:

assign {a, b} = {c, d};

Currently ROHD will create an intermediate signal for logic nets, rather than do it in a single net_connect line.

Desired solution

Enable the ROHD SystemVerilog generation to merge assignments between swizzles.

Alternatives considered

No response

Additional details

No response
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@mkorbel1