-
Notifications
You must be signed in to change notification settings - Fork 0
/
isim.log
26 lines (26 loc) · 878 Bytes
/
isim.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
ISim log file
Running: F:\Edu\FPGA\alireza_project\RTC6701_spi_controller\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/Edu/FPGA/alireza_project/RTC6701_spi_controller/testbench_isim_beh.wdb
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us