Skip to content

Pull requests: efabless/caravel_mgmt_soc_litex

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Bug fixes: verilog/dv/tests-standalone/uart
#138 opened Sep 8, 2024 by edowson Loading…
Fix bug at user APIs access type
#137 opened Apr 15, 2024 by M0stafaRady Loading…
Create release CI
#123 opened Feb 28, 2023 by marwaneltoukhy Loading…
Update Litex mgmt soc
#122 opened Feb 3, 2023 by tmichalak Loading…
Remove verilog/rtl/RAM128.v
#118 opened Nov 25, 2022 by antonblanchard Loading…
2nd attempt to push the simulation of caravan I/O and the simulation Verilog testbenches and simulation
#104 opened Oct 20, 2022 by RTimothyEdwards Loading…
In verilog model of standard cells, fix "notifier" register definition flow Changes to Makefile and process flow invalid This doesn't seem right
#39 opened Jul 8, 2022 by derekcom17 Loading…
fix issue_34 flow Changes to Makefile and process flow
#35 opened Apr 4, 2022 by suppamax Loading…
Wishbone test duplicate This issue or pull request already exists invalid This doesn't seem right
#33 opened Mar 23, 2022 by suppamax Loading…
extended irq test flow Changes to Makefile and process flow simulation Verilog testbenches and simulation
#31 opened Mar 21, 2022 by suppamax Loading…
verilog/dv/make: fix typo in comments flow Changes to Makefile and process flow
#28 opened Mar 17, 2022 by proppy Loading…
Fix DFFRAM when building non gate level tests error Something isn't working RTL Changes to verilog source
#18 opened Feb 18, 2022 by antonblanchard Loading…
ProTip! What’s not been updated in a month: updated:<2024-11-11.