Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Issue using chipnetwork with some workloads #2

Open
SyedAli1232 opened this issue Sep 12, 2023 · 1 comment
Open

Issue using chipnetwork with some workloads #2

SyedAli1232 opened this issue Sep 12, 2023 · 1 comment

Comments

@SyedAli1232
Copy link

In your artifact repository there are two networks in the interchipnetwork folder: 1. chipnetwork and 2. Interchip network. Your artifact used the interchip network by default. When I try to switch to the chipnetwork some workloads like mis hault after a few instructions. I also tried using the pcie network to connect the chiplets and the same issue arises for a few workloads.
Can you please help me identify the issue here?

@PratheekB
Copy link
Collaborator

Hello,

One potential issue I can think of right now is the possibility of deadlocking due to different kinds of packets.
We implemented a form of virtual channel with the interchip network to avoid such deadlocks.
I recommend checking newer versions of MGPUSim (v3), which have much better support for virtual channels in their network stack.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants