Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Core clock can't go higher than than 935Mhz, AMD 5700 #40

Open
jbaevea opened this issue Jun 6, 2022 · 4 comments
Open

Core clock can't go higher than than 935Mhz, AMD 5700 #40

jbaevea opened this issue Jun 6, 2022 · 4 comments

Comments

@jbaevea
Copy link

jbaevea commented Jun 6, 2022

I am new to powerupp and I don't know whether there is something I did wrong. Below is a screen shot of the settings using powerupp.

Screenshot from 2022-06-06 11-37-30

And below is the content of pp_od_clk_voltage when the above setting is active.

Screenshot from 2022-06-06 11-30-36

I thought power state 1: in OD_SCLK should be 1850 instead of 935. Is my assumption correct?

The GPU is Power Color AXRX 5700. OS is Ubuntu 20.04, core version 5.13. AMDGPU version 21.40.1. Below are screen captures of settings using MorePowerTool on Windows.

Morepowertool - Frequency
Morepowertool - overdrive limit
Morepowertool - Power and voltage

@azeam
Copy link
Owner

azeam commented Jun 8, 2022

The Max Gfx voltage setting seems very low, have you tried setting it to 1100-1200 mV?

@jbaevea
Copy link
Author

jbaevea commented Jun 8, 2022

Yes, it is used by the new R-mode for Navi and Big Navi cards from Team Red Miner. 1025Mhz is enough and is working well.

@azeam
Copy link
Owner

azeam commented Jun 11, 2022

And it still won't reach higher frequencies? Does it change if you put it under some load?

@jbaevea
Copy link
Author

jbaevea commented Jun 11, 2022

I can't get powerupp to use core clk 1025Mhz. As I showed the content of file pp_od_clk_voltage, the core clock is capped at 935Mhz. So I started using corectrl and it can set the core clk at 1025 correctly. See the content of file pp_od_clk_voltage here. Pay attention to the value of line 1: in OD_SCLK block. Somehow I feel that upp is not setting the pp table correctly for this configuration. Note that I lower down the memory clock a bit for stability.

OD_SCLK:
0: 1025Mhz
1: 1025Mhz
OD_MCLK:
1: 908MHz
OD_VDDC_CURVE:
0: 809MHz 685mV
1: 890MHz 685mV
2: 1030MHz 685mV
OD_RANGE:
SCLK: 800Mhz 1850Mhz
MCLK: 625Mhz 930Mhz
VDDC_CURVE_SCLK[0]: 800Mhz 1850Mhz
VDDC_CURVE_VOLT[0]: 600mV 1200mV
VDDC_CURVE_SCLK[1]: 800Mhz 1850Mhz
VDDC_CURVE_VOLT[1]: 600mV 1200mV
VDDC_CURVE_SCLK[2]: 800Mhz 1850Mhz
VDDC_CURVE_VOLT[2]: 600mV 1200mV

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants