Replies: 2 comments 4 replies
-
|
You can use the 'Hierarchy Browser' from the 'Windows' menu. If you see click it to the on the highlighting. An example: |
Beta Was this translation helpful? Give feedback.
-
|
It's seems the top-level is flattened, although hierarchy is visible in the names... |
Beta Was this translation helpful? Give feedback.
-
|
Are you using ORFS? If so set SYNTH_HIERARCHICAL=1 in your config |
Beta Was this translation helpful? Give feedback.
-
|
I'm using OpenLane, but I already set the synthesis flattening option to 0. I mean, I'm using the ODB files out of the OpenLane flow. |
Beta Was this translation helpful? Give feedback.
-
|
You should look at the Verilog coming out of yosys. If it is flat then you need to sort that out in OL. If it has hierarchy then make a test case and open an OR issue. My guess is it will be the former. |
Beta Was this translation helpful? Give feedback.
-
|
The netlist out of YOSYS is hierarchical indeed. I'll open an OR issue. Thanks |
Beta Was this translation helpful? Give feedback.
-
Hello all,
is there a way in the GUI to highlight all standard cells that belong to a given module within the hierarchy?
Beta Was this translation helpful? Give feedback.
All reactions