-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy path7z010_ddr.lib
579 lines (579 loc) · 22 KB
/
7z010_ddr.lib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AS4C256M16D3
#
DEF AS4C256M16D3 U 0 20 Y Y 1 F N
F0 "U" -550 1650 50 H V C CNN
F1 "AS4C256M16D3" 550 1650 50 H V C CNN
F2 "Package_BGA:BGA-96_9.0x13.0mm_Layout2x3x16_P0.8mm" -50 1800 50 H I C CNN
F3 "" -50 2700 50 H I C CNN
$FPLIST
BGA*9.0x13.0mm*P0.8mm*
$ENDFPLIST
DRAW
T 0 -150 150 84 0 1 1 DDR3 Normal 0 L B
S -600 -1600 600 1600 0 1 10 f
X VDDQ A1 0 1700 100 D 50 50 0 1 W
X VDDQ A8 0 1700 100 D 50 50 0 1 P N
X VSS A9 -100 -1700 100 U 50 50 0 1 W
X VSSQ B1 0 -1700 100 U 50 50 0 1 W
X VDD B2 -100 1700 100 D 50 50 0 1 W
X VSS B3 -100 -1700 100 U 50 50 0 1 P N
X VSSQ B9 0 -1700 100 U 50 50 0 1 P N
X VDDQ C1 0 1700 100 D 50 50 0 1 P N
X VDDQ C9 0 1700 100 D 50 50 0 1 P N
X VSSQ D1 0 -1700 100 U 50 50 0 1 P N
X VDDQ D2 0 1700 100 D 50 50 0 1 P N
X VSSQ D8 0 -1700 100 U 50 50 0 1 P N
X VDD D9 -100 1700 100 D 50 50 0 1 P N
X VSS E1 -100 -1700 100 U 50 50 0 1 P N
X VSSQ E2 0 -1700 100 U 50 50 0 1 P N
X DQ0 E3 700 1500 100 L 50 50 0 1 B
X VSSQ E8 0 -1700 100 U 50 50 0 1 P N
X VDDQ E9 0 1700 100 D 50 50 0 1 P N
X VDDQ F1 0 1700 100 D 50 50 0 1 P N
X DQ2 F2 700 1300 100 L 50 50 0 1 B
X DQ1 F7 700 1400 100 L 50 50 0 1 B
X DQ3 F8 700 1200 100 L 50 50 0 1 B
X VSSQ F9 0 -1700 100 U 50 50 0 1 P N
X VSSQ G1 0 -1700 100 U 50 50 0 1 P N
X DQ6 G2 700 900 100 L 50 50 0 1 B
X VDD G7 -100 1700 100 D 50 50 0 1 P N
X VSS G8 -100 -1700 100 U 50 50 0 1 P N
X VSSQ G9 0 -1700 100 U 50 50 0 1 P N
X VREFDQ H1 100 1700 100 D 50 50 0 1 W
X VDDQ H2 0 1700 100 D 50 50 0 1 P N
X DQ4 H3 700 1100 100 L 50 50 0 1 B
X DQ7 H7 700 800 100 L 50 50 0 1 B
X DQ5 H8 700 1000 100 L 50 50 0 1 B
X VDDQ H9 0 1700 100 D 50 50 0 1 P N
X VSS J2 -100 -1700 100 U 50 50 0 1 P N
X VSS J8 -100 -1700 100 U 50 50 0 1 P N
X VDD K2 -100 1700 100 D 50 50 0 1 P N
X VDD K8 -100 1700 100 D 50 50 0 1 P N
X ~CS L2 -700 -1000 100 R 50 50 0 1 I
X A10/AP L7 -700 500 100 R 50 50 0 1 I
X VSS M1 -100 -1700 100 U 50 50 0 1 P N
X VSS M9 -100 -1700 100 U 50 50 0 1 P N
X VDD N1 -100 1700 100 D 50 50 0 1 P N
X A3 N2 -700 1200 100 R 50 50 0 1 I
X A0 N3 -700 1500 100 R 50 50 0 1 I
X A12/~BC N7 -700 300 100 R 50 50 0 1 I
X VDD N9 -100 1700 100 D 50 50 0 1 P N
X VSS P1 -100 -1700 100 U 50 50 0 1 P N
X A5 P2 -700 1000 100 R 50 50 0 1 I
X A2 P3 -700 1300 100 R 50 50 0 1 I
X A1 P7 -700 1400 100 R 50 50 0 1 I
X A4 P8 -700 1100 100 R 50 50 0 1 I
X VSS P9 -100 -1700 100 U 50 50 0 1 P N
X VDD R1 -100 1700 100 D 50 50 0 1 P N
X A7 R2 -700 800 100 R 50 50 0 1 I
X A9 R3 -700 600 100 R 50 50 0 1 I
X A11 R7 -700 400 100 R 50 50 0 1 I
X A6 R8 -700 900 100 R 50 50 0 1 I
X VDD R9 -100 1700 100 D 50 50 0 1 P N
X VSS T1 -100 -1700 100 U 50 50 0 1 P N
X ~RESET T2 -700 -900 100 R 50 50 0 1 I
X A13 T3 -700 200 100 R 50 50 0 1 I
X A14 T7 -700 100 100 R 50 50 0 1 I
X A8 T8 -700 700 100 R 50 50 0 1 I
X VSS T9 -100 -1700 100 U 50 50 0 1 P N
X DQ13 A2 700 200 100 L 50 50 1 1 B
X DQ15 A3 700 0 100 L 50 50 1 1 B
X DQ12 A7 700 300 100 L 50 50 1 1 B
X ~UDQS B7 700 -800 100 L 50 50 1 1 B
X DQ14 B8 700 100 100 L 50 50 1 1 B
X DQ11 C2 700 400 100 L 50 50 1 1 B
X DQ9 C3 700 600 100 L 50 50 1 1 B
X UDQS C7 700 -700 100 L 50 50 1 1 B
X DQ10 C8 700 500 100 L 50 50 1 1 B
X UDM D3 700 -300 100 L 50 50 1 1 I
X DQ8 D7 700 700 100 L 50 50 1 1 B
X LDM E7 700 -200 100 L 50 50 1 1 I
X LDQS F3 700 -500 100 L 50 50 1 1 B
X ~LDQS G3 700 -600 100 L 50 50 1 1 B
X NC J1 600 -1100 100 L 50 50 1 1 N N
X ~RAS J3 -700 -1100 100 R 50 50 1 1 I
X CK J7 -700 -500 100 R 50 50 1 1 I
X NC J9 600 -1200 100 L 50 50 1 1 N N
X ODT K1 -700 -1400 100 R 50 50 1 1 I
X ~CAS K3 -700 -1200 100 R 50 50 1 1 I
X ~CK K7 -700 -600 100 R 50 50 1 1 I
X CKE K9 -700 -700 100 R 50 50 1 1 I
X NC L1 600 -1300 100 L 50 50 1 1 N N
X ~WE L3 -700 -1300 100 R 50 50 1 1 I
X ZQ L8 700 -1000 100 L 50 50 1 1 I
X NC L9 600 -1400 100 L 50 50 1 1 N N
X BA0 M2 -700 -100 100 R 50 50 1 1 I
X BA2 M3 -700 -300 100 R 50 50 1 1 I
X NC M7 600 -1500 100 L 50 50 1 1 N N
X VREFCA M8 200 1700 100 D 50 50 1 1 W
X BA1 N8 -700 -200 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# xc7z010clg400
#
DEF xc7z010clg400 U 0 40 Y Y 9 L N
F0 "U" 200 250 60 H V L CNN
F1 "xc7z010clg400" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
F4 "xc7z010clg400" 200 -250 60 H I L CNN "desc"
DRAW
S 200 100 900 -2200 1 1 12 N
S 200 100 800 -100 2 1 12 N
S 200 100 1500 -5100 3 1 12 N
S 200 100 1500 -5100 4 1 12 N
S 200 100 1100 -1900 5 1 12 N
S 200 100 1100 -4100 6 1 12 N
S 200 100 1200 -7600 7 1 12 N
S 200 100 800 -700 8 1 12 N
S 200 100 400 -2500 9 1 12 N
X RSVDGND F10 0 -700 200 R 50 50 1 1 W
X VCCBATT_0 F11 0 -1600 200 R 50 50 1 1 W
X TDO_0 F6 0 -1300 200 R 50 50 1 1 O
X TCK_0 F9 0 -1100 200 R 50 50 1 1 I
X TDI_0 G6 0 -1200 200 R 50 50 1 1 I
X GNDADC_0 J10 0 -400 200 R 50 50 1 1 W
X TMS_0 J6 0 -1400 200 R 50 50 1 1 I
X VCCADC_0 J9 0 -1500 200 R 50 50 1 1 W
X VREFN_0 K10 0 -2000 200 R 50 50 1 1 I
X VCCO_0 K6 0 -1700 200 R 50 50 1 1 W
X VP_0 K9 0 -1900 200 R 50 50 1 1 I
X VN_0 L10 0 -1800 200 R 50 50 1 1 I
X PROGRAM_B_0 L6 0 -600 200 R 50 50 1 1 I
X VREFP_0 L9 0 -2100 200 R 50 50 1 1 I
X DXN_0 M10 0 -200 200 R 50 50 1 1 P
X CFGBVS_0 M6 0 0 200 R 50 50 1 1 I
X DXP_0 M9 0 -300 200 R 50 50 1 1 P
X RSVDVCC3 N6 0 -1000 200 R 50 50 1 1 W
X INIT_B_0 R10 0 -500 200 R 50 50 1 1 I
X DONE_0 R11 0 -100 200 R 50 50 1 1 O
X RSVDVCC2 R6 0 -900 200 R 50 50 1 1 W
X RSVDVCC1 T6 0 -800 200 R 50 50 1 1 W
X VCCO_13[4] T8 0 0 200 R 50 50 2 1 W
X VCCO_13[4] U11 0 0 200 R 0 50 2 1 W
X VCCO_13[4] W7 0 0 200 R 0 50 2 1 W
X VCCO_13[4] Y10 0 0 200 R 0 50 2 1 W
X IO_L23P_T3_34 N17 0 -4700 200 R 50 50 3 1 B
X IO_L13P_T2_MRCC_34 N18 0 -2700 200 R 50 50 3 1 B
X VCCO_34[6] N19 0 -5000 200 R 50 50 3 1 W
X IO_L14P_T2_SRCC_34 N20 0 -2900 200 R 50 50 3 1 B
X IO_L6P_T0_34 P14 0 -1300 200 R 50 50 3 1 B
X IO_L24P_T3_34 P15 0 -4900 200 R 50 50 3 1 B
X IO_L24N_T3_34 P16 0 -4800 200 R 50 50 3 1 B
X IO_L23N_T3_34 P18 0 -4600 200 R 50 50 3 1 B
X IO_L13N_T2_MRCC_34 P19 0 -2600 200 R 50 50 3 1 B
X IO_L14N_T2_SRCC_34 P20 0 -2800 200 R 50 50 3 1 B
X IO_L6N_T0_VREF_34 R14 0 -1200 200 R 50 50 3 1 B
X VCCO_34[6] R15 0 -5000 200 R 0 50 3 1 W
X IO_L19P_T3_34 R16 0 -3900 200 R 50 50 3 1 B
X IO_L19N_T3_VREF_34 R17 0 -3800 200 R 50 50 3 1 B
X IO_L20N_T3_34 R18 0 -4000 200 R 50 50 3 1 B
X IO_0_34 R19 0 0 200 R 50 50 3 1 B
X IO_L1N_T0_34 T10 0 -200 200 R 50 50 3 1 B
X IO_L1P_T0_34 T11 0 -300 200 R 50 50 3 1 B
X IO_L2P_T0_34 T12 0 -500 200 R 50 50 3 1 B
X IO_L5P_T0_34 T14 0 -1100 200 R 50 50 3 1 B
X IO_L5N_T0_34 T15 0 -1000 200 R 50 50 3 1 B
X IO_L9P_T1_DQS_34 T16 0 -1900 200 R 50 50 3 1 B
X IO_L20P_T3_34 T17 0 -4100 200 R 50 50 3 1 B
X VCCO_34[6] T18 0 -5000 200 R 0 50 3 1 W
X IO_25_34 T19 0 -100 200 R 50 50 3 1 B
X IO_L15P_T2_DQS_34 T20 0 -3100 200 R 50 50 3 1 B
X IO_L2N_T0_34 U12 0 -400 200 R 50 50 3 1 B
X IO_L3P_T0_DQS_PUDC_B_34 U13 0 -700 200 R 50 50 3 1 B
X IO_L11P_T1_SRCC_34 U14 0 -2300 200 R 50 50 3 1 B
X IO_L11N_T1_SRCC_34 U15 0 -2200 200 R 50 50 3 1 B
X IO_L9N_T1_DQS_34 U17 0 -1800 200 R 50 50 3 1 B
X IO_L12P_T1_MRCC_34 U18 0 -2500 200 R 50 50 3 1 B
X IO_L12N_T1_MRCC_34 U19 0 -2400 200 R 50 50 3 1 B
X IO_L15N_T2_DQS_34 U20 0 -3000 200 R 50 50 3 1 B
X IO_L4P_T0_34 V12 0 -900 200 R 50 50 3 1 B
X IO_L3N_T0_DQS_34 V13 0 -600 200 R 50 50 3 1 B
X VCCO_34[6] V14 0 -5000 200 R 0 50 3 1 W
X IO_L10P_T1_34 V15 0 -2100 200 R 50 50 3 1 B
X IO_L18P_T2_34 V16 0 -3700 200 R 50 50 3 1 B
X IO_L21P_T3_DQS_34 V17 0 -4300 200 R 50 50 3 1 B
X IO_L21N_T3_DQS_34 V18 0 -4200 200 R 50 50 3 1 B
X IO_L16P_T2_34 V20 0 -3300 200 R 50 50 3 1 B
X IO_L4N_T0_34 W13 0 -800 200 R 50 50 3 1 B
X IO_L8P_T1_34 W14 0 -1700 200 R 50 50 3 1 B
X IO_L10N_T1_34 W15 0 -2000 200 R 50 50 3 1 B
X IO_L18N_T2_34 W16 0 -3600 200 R 50 50 3 1 B
X VCCO_34[6] W17 0 -5000 200 R 0 50 3 1 W
X IO_L22P_T3_34 W18 0 -4500 200 R 50 50 3 1 B
X IO_L22N_T3_34 W19 0 -4400 200 R 50 50 3 1 B
X IO_L16N_T2_34 W20 0 -3200 200 R 50 50 3 1 B
X IO_L8N_T1_34 Y14 0 -1600 200 R 50 50 3 1 B
X IO_L7P_T1_34 Y16 0 -1500 200 R 50 50 3 1 B
X IO_L7N_T1_34 Y17 0 -1400 200 R 50 50 3 1 B
X IO_L17P_T2_34 Y18 0 -3500 200 R 50 50 3 1 B
X IO_L17N_T2_34 Y19 0 -3400 200 R 50 50 3 1 B
X VCCO_34[6] Y20 0 -5000 200 R 0 50 3 1 W
X IO_L2N_T0_AD8N_35 A20 0 -400 200 R 50 50 4 1 B
X IO_L2P_T0_AD8P_35 B19 0 -500 200 R 50 50 4 1 B
X IO_L1N_T0_AD0N_35 B20 0 -200 200 R 50 50 4 1 B
X VCCO_35[6] C19 0 -5000 200 R 50 50 4 1 W
X IO_L1P_T0_AD0P_35 C20 0 -300 200 R 50 50 4 1 B
X IO_L3N_T0_DQS_AD1N_35 D18 0 -600 200 R 50 50 4 1 B
X IO_L4P_T0_35 D19 0 -900 200 R 50 50 4 1 B
X IO_L4N_T0_35 D20 0 -800 200 R 50 50 4 1 B
X IO_L3P_T0_DQS_AD1P_35 E17 0 -700 200 R 50 50 4 1 B
X IO_L5P_T0_AD9P_35 E18 0 -1100 200 R 50 50 4 1 B
X IO_L5N_T0_AD9N_35 E19 0 -1000 200 R 50 50 4 1 B
X IO_L6P_T0_35 F16 0 -1300 200 R 50 50 4 1 B
X IO_L6N_T0_VREF_35 F17 0 -1200 200 R 50 50 4 1 B
X VCCO_35[6] F18 0 -5000 200 R 0 50 4 1 W
X IO_L15P_T2_DQS_AD12P_35 F19 0 -3100 200 R 50 50 4 1 B
X IO_L15N_T2_DQS_AD12N_35 F20 0 -3000 200 R 50 50 4 1 B
X IO_0_35 G14 0 0 200 R 50 50 4 1 B
X IO_L19N_T3_VREF_35 G15 0 -3800 200 R 50 50 4 1 B
X IO_L16P_T2_35 G17 0 -3300 200 R 50 50 4 1 B
X IO_L16N_T2_35 G18 0 -3200 200 R 50 50 4 1 B
X IO_L18P_T2_AD13P_35 G19 0 -3700 200 R 50 50 4 1 B
X IO_L18N_T2_AD13N_35 G20 0 -3600 200 R 50 50 4 1 B
X VCCO_35[6] H14 0 -5000 200 R 0 50 4 1 W
X IO_L19P_T3_35 H15 0 -3900 200 R 50 50 4 1 B
X IO_L13P_T2_MRCC_35 H16 0 -2700 200 R 50 50 4 1 B
X IO_L13N_T2_MRCC_35 H17 0 -2600 200 R 50 50 4 1 B
X IO_L14N_T2_AD4N_SRCC_35 H18 0 -2800 200 R 50 50 4 1 B
X IO_L17N_T2_AD5N_35 H20 0 -3400 200 R 50 50 4 1 B
X IO_L20N_T3_AD6N_35 J14 0 -4000 200 R 50 50 4 1 B
X IO_25_35 J15 0 -100 200 R 50 50 4 1 B
X IO_L24N_T3_AD15N_35 J16 0 -4800 200 R 50 50 4 1 B
X VCCO_35[6] J17 0 -5000 200 R 0 50 4 1 W
X IO_L14P_T2_AD4P_SRCC_35 J18 0 -2900 200 R 50 50 4 1 B
X IO_L10N_T1_AD11N_35 J19 0 -2000 200 R 50 50 4 1 B
X IO_L17P_T2_AD5P_35 J20 0 -3500 200 R 50 50 4 1 B
X IO_L20P_T3_AD6P_35 K14 0 -4100 200 R 50 50 4 1 B
X IO_L24P_T3_AD15P_35 K16 0 -4900 200 R 50 50 4 1 B
X IO_L12P_T1_MRCC_35 K17 0 -2500 200 R 50 50 4 1 B
X IO_L12N_T1_MRCC_35 K18 0 -2400 200 R 50 50 4 1 B
X IO_L10P_T1_AD11P_35 K19 0 -2100 200 R 50 50 4 1 B
X VCCO_35[6] K20 0 -5000 200 R 0 50 4 1 W
X IO_L22P_T3_AD7P_35 L14 0 -4500 200 R 50 50 4 1 B
X IO_L22N_T3_AD7N_35 L15 0 -4400 200 R 50 50 4 1 B
X IO_L11P_T1_SRCC_35 L16 0 -2300 200 R 50 50 4 1 B
X IO_L11N_T1_SRCC_35 L17 0 -2200 200 R 50 50 4 1 B
X IO_L9P_T1_DQS_AD3P_35 L19 0 -1900 200 R 50 50 4 1 B
X IO_L9N_T1_DQS_AD3N_35 L20 0 -1800 200 R 50 50 4 1 B
X IO_L23P_T3_35 M14 0 -4700 200 R 50 50 4 1 B
X IO_L23N_T3_35 M15 0 -4600 200 R 50 50 4 1 B
X VCCO_35[6] M16 0 -5000 200 R 0 50 4 1 W
X IO_L8P_T1_AD10P_35 M17 0 -1700 200 R 50 50 4 1 B
X IO_L8N_T1_AD10N_35 M18 0 -1600 200 R 50 50 4 1 B
X IO_L7P_T1_AD2P_35 M19 0 -1500 200 R 50 50 4 1 B
X IO_L7N_T1_AD2N_35 M20 0 -1400 200 R 50 50 4 1 B
X IO_L21P_T3_DQS_AD14P_35 N15 0 -4300 200 R 50 50 4 1 B
X IO_L21N_T3_DQS_AD14N_35 N16 0 -4200 200 R 50 50 4 1 B
X PS_MIO6_500 A5 0 -700 200 R 50 50 5 1 B
X PS_MIO5_500 A6 0 -600 200 R 50 50 5 1 B
X PS_MIO1_500 A7 0 -200 200 R 50 50 5 1 B
X PS_MIO9_500 B5 0 -1000 200 R 50 50 5 1 B
X VCCO_MIO0_500[2] B6 0 -1800 200 R 50 50 5 1 W
X PS_MIO4_500 B7 0 -500 200 R 50 50 5 1 B
X PS_MIO2_500 B8 0 -300 200 R 50 50 5 1 B
X PS_MIO14_500 C5 0 -1500 200 R 50 50 5 1 B
X PS_MIO11_500 C6 0 -1200 200 R 50 50 5 1 B
X PS_POR_B_500 C7 0 -1700 200 R 50 50 5 1 I
X PS_MIO15_500 C8 0 -1600 200 R 50 50 5 1 B
X PS_MIO8_500 D5 0 -900 200 R 50 50 5 1 B
X PS_MIO3_500 D6 0 -400 200 R 50 50 5 1 B
X VCCO_MIO0_500[2] D7 0 -1800 200 R 0 50 5 1 W
X PS_MIO7_500 D8 0 -800 200 R 50 50 5 1 B
X PS_MIO12_500 D9 0 -1300 200 R 50 50 5 1 B
X PS_MIO0_500 E6 0 -100 200 R 50 50 5 1 B
X PS_CLK_500 E7 0 0 200 R 50 50 5 1 I
X PS_MIO13_500 E8 0 -1400 200 R 50 50 5 1 B
X PS_MIO10_500 E9 0 -1100 200 R 50 50 5 1 B
X PS_MIO37_501 A10 0 -2100 200 R 50 50 6 1 B
X PS_MIO36_501 A11 0 -2000 200 R 50 50 6 1 B
X PS_MIO34_501 A12 0 -1800 200 R 50 50 6 1 B
X VCCO_MIO1_501[4] A13 0 -4000 200 R 50 50 6 1 W
X PS_MIO32_501 A14 0 -1600 200 R 50 50 6 1 B
X PS_MIO26_501 A15 0 -1000 200 R 50 50 6 1 B
X PS_MIO24_501 A16 0 -800 200 R 50 50 6 1 B
X PS_MIO20_501 A17 0 -400 200 R 50 50 6 1 B
X PS_MIO16_501 A19 0 0 200 R 50 50 6 1 B
X PS_MIO43_501 A9 0 -2700 200 R 50 50 6 1 B
X PS_SRST_B_501 B10 0 -3900 200 R 50 50 6 1 I
X PS_MIO48_501 B12 0 -3200 200 R 50 50 6 1 B
X PS_MIO50_501 B13 0 -3400 200 R 50 50 6 1 B
X PS_MIO47_501 B14 0 -3100 200 R 50 50 6 1 B
X PS_MIO45_501 B15 0 -2900 200 R 50 50 6 1 B
X VCCO_MIO1_501[4] B16 0 -4000 200 R 0 50 6 1 W
X PS_MIO22_501 B17 0 -600 200 R 50 50 6 1 B
X PS_MIO18_501 B18 0 -200 200 R 50 50 6 1 B
X PS_MIO51_501 B9 0 -3500 200 R 50 50 6 1 B
X PS_MIO52_501 C10 0 -3600 200 R 50 50 6 1 B
X PS_MIO53_501 C11 0 -3700 200 R 50 50 6 1 B
X PS_MIO49_501 C12 0 -3300 200 R 50 50 6 1 B
X PS_MIO29_501 C13 0 -1300 200 R 50 50 6 1 B
X PS_MIO30_501 C15 0 -1400 200 R 50 50 6 1 B
X PS_MIO28_501 C16 0 -1200 200 R 50 50 6 1 B
X PS_MIO41_501 C17 0 -2500 200 R 50 50 6 1 B
X PS_MIO39_501 C18 0 -2300 200 R 50 50 6 1 B
X PS_MIO19_501 D10 0 -300 200 R 50 50 6 1 B
X PS_MIO23_501 D11 0 -700 200 R 50 50 6 1 B
X VCCO_MIO1_501[4] D12 0 -4000 200 R 0 50 6 1 W
X PS_MIO27_501 D13 0 -1100 200 R 50 50 6 1 B
X PS_MIO40_501 D14 0 -2400 200 R 50 50 6 1 B
X PS_MIO33_501 D15 0 -1700 200 R 50 50 6 1 B
X PS_MIO46_501 D16 0 -3000 200 R 50 50 6 1 B
X PS_MIO_VREF_501 E11 0 -3800 200 R 50 50 6 1 W
X PS_MIO42_501 E12 0 -2600 200 R 50 50 6 1 B
X PS_MIO38_501 E13 0 -2200 200 R 50 50 6 1 B
X PS_MIO17_501 E14 0 -100 200 R 50 50 6 1 B
X VCCO_MIO1_501[4] E15 0 -4000 200 R 0 50 6 1 W
X PS_MIO31_501 E16 0 -1500 200 R 50 50 6 1 B
X PS_MIO35_501 F12 0 -1900 200 R 50 50 6 1 B
X PS_MIO44_501 F13 0 -2800 200 R 50 50 6 1 B
X PS_MIO21_501 F14 0 -500 200 R 50 50 6 1 B
X PS_MIO25_501 F15 0 -900 200 R 50 50 6 1 B
X PS_DDR_DM0_502 A1 0 -2300 200 R 50 50 7 1 O
X PS_DDR_DQ2_502 A2 0 -2900 200 R 50 50 7 1 B
X VCCO_DDR_502[10] A3 0 -7500 200 R 50 50 7 1 W
X PS_DDR_DQ3_502 A4 0 -3000 200 R 50 50 7 1 B
X PS_DDR_DQS_N0_502 B2 0 -5900 200 R 50 50 7 1 B
X PS_DDR_DQ1_502 B3 0 -2800 200 R 50 50 7 1 B
X PS_DDR_DRST_B_502 B4 0 -6700 200 R 50 50 7 1 O
X PS_DDR_DQ6_502 C1 0 -3300 200 R 50 50 7 1 B
X PS_DDR_DQS_P0_502 C2 0 -6300 200 R 50 50 7 1 B
X PS_DDR_DQ0_502 C3 0 -2700 200 R 50 50 7 1 B
X PS_DDR_DQ5_502 D1 0 -3200 200 R 50 50 7 1 B
X VCCO_DDR_502[10] D2 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DQ4_502 D3 0 -3100 200 R 50 50 7 1 B
X PS_DDR_A13_502 D4 0 -1300 200 R 50 50 7 1 O
X PS_DDR_DQ7_502 E1 0 -3400 200 R 50 50 7 1 B
X PS_DDR_DQ8_502 E2 0 -3500 200 R 50 50 7 1 B
X PS_DDR_DQ9_502 E3 0 -3600 200 R 50 50 7 1 B
X PS_DDR_A12_502 E4 0 -1200 200 R 50 50 7 1 O
X VCCO_DDR_502[10] E5 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DM1_502 F1 0 -2400 200 R 50 50 7 1 O
X PS_DDR_DQS_N1_502 F2 0 -6000 200 R 50 50 7 1 B
X PS_DDR_A14_502 F4 0 -1400 200 R 50 50 7 1 O
X PS_DDR_A10_502 F5 0 -1000 200 R 50 50 7 1 O
X VCCO_DDR_502[10] G1 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DQS_P1_502 G2 0 -6400 200 R 50 50 7 1 B
X PS_DDR_DQ10_502 G3 0 -3700 200 R 50 50 7 1 B
X PS_DDR_A11_502 G4 0 -1100 200 R 50 50 7 1 O
X PS_DDR_VRN_502 G5 0 -7200 200 R 50 50 7 1 w
X PS_DDR_DQ14_502 H1 0 -4100 200 R 50 50 7 1 B
X PS_DDR_DQ13_502 H2 0 -4000 200 R 50 50 7 1 B
X PS_DDR_DQ11_502 H3 0 -3800 200 R 50 50 7 1 B
X VCCO_DDR_502[10] H4 0 -7500 200 R 0 50 7 1 W
X PS_DDR_VRP_502 H5 0 -7300 200 R 50 50 7 1 w
X PS_DDR_VREF0_502 H6 0 -7000 200 R 50 50 7 1 W
X PS_DDR_DQ15_502 J1 0 -4200 200 R 50 50 7 1 B
X PS_DDR_DQ12_502 J3 0 -3900 200 R 50 50 7 1 B
X PS_DDR_A9_502 J4 0 -900 200 R 50 50 7 1 O
X PS_DDR_BA2_502 J5 0 -1700 200 R 50 50 7 1 O
X PS_DDR_A8_502 K1 0 -800 200 R 50 50 7 1 O
X PS_DDR_A1_502 K2 0 -100 200 R 50 50 7 1 O
X PS_DDR_A3_502 K3 0 -300 200 R 50 50 7 1 O
X PS_DDR_A7_502 K4 0 -700 200 R 50 50 7 1 O
X PS_DDR_A5_502 L1 0 -500 200 R 50 50 7 1 O
X PS_DDR_CKP_502 L2 0 -2100 200 R 50 50 7 1 O
X VCCO_DDR_502[10] L3 0 -7500 200 R 0 50 7 1 W
X PS_DDR_A6_502 L4 0 -600 200 R 50 50 7 1 O
X PS_DDR_BA0_502 L5 0 -1500 200 R 50 50 7 1 O
X PS_DDR_CKN_502 M2 0 -2000 200 R 50 50 7 1 O
X PS_DDR_A2_502 M3 0 -200 200 R 50 50 7 1 O
X PS_DDR_A4_502 M4 0 -400 200 R 50 50 7 1 O
X PS_DDR_WE_B_502 M5 0 -7400 200 R 50 50 7 1 O
X PS_DDR_CS_B_502 N1 0 -2200 200 R 50 50 7 1 O
X PS_DDR_A0_502 N2 0 0 200 R 50 50 7 1 O
X PS_DDR_CKE_502 N3 0 -1900 200 R 50 50 7 1 O
X PS_DDR_ODT_502 N5 0 -6800 200 R 50 50 7 1 O
X PS_DDR_DQ16_502 P1 0 -4300 200 R 50 50 7 1 B
X VCCO_DDR_502[10] P2 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DQ17_502 P3 0 -4400 200 R 50 50 7 1 B
X PS_DDR_RAS_B_502 P4 0 -6900 200 R 50 50 7 1 O
X PS_DDR_CAS_B_502 P5 0 -1800 200 R 50 50 7 1 O
X PS_DDR_VREF1_502 P6 0 -7100 200 R 50 50 7 1 W
X PS_DDR_DQ19_502 R1 0 -4600 200 R 50 50 7 1 B
X PS_DDR_DQS_P2_502 R2 0 -6500 200 R 50 50 7 1 B
X PS_DDR_DQ18_502 R3 0 -4500 200 R 50 50 7 1 B
X PS_DDR_BA1_502 R4 0 -1600 200 R 50 50 7 1 O
X VCCO_DDR_502[10] R5 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DM2_502 T1 0 -2500 200 R 50 50 7 1 O
X PS_DDR_DQS_N2_502 T2 0 -6100 200 R 50 50 7 1 B
X PS_DDR_DQ20_502 T4 0 -4700 200 R 50 50 7 1 B
X VCCO_DDR_502[10] U1 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DQ22_502 U2 0 -4900 200 R 50 50 7 1 B
X PS_DDR_DQ23_502 U3 0 -5000 200 R 50 50 7 1 B
X PS_DDR_DQ21_502 U4 0 -4800 200 R 50 50 7 1 B
X PS_DDR_DQ24_502 V1 0 -5100 200 R 50 50 7 1 B
X PS_DDR_DQ30_502 V2 0 -5700 200 R 50 50 7 1 B
X PS_DDR_DQ31_502 V3 0 -5800 200 R 50 50 7 1 B
X VCCO_DDR_502[10] V4 0 -7500 200 R 0 50 7 1 W
X PS_DDR_DQ26_502 W1 0 -5300 200 R 50 50 7 1 B
X PS_DDR_DQ29_502 W3 0 -5600 200 R 50 50 7 1 B
X PS_DDR_DQS_N3_502 W4 0 -6200 200 R 50 50 7 1 B
X PS_DDR_DQS_P3_502 W5 0 -6600 200 R 50 50 7 1 B
X PS_DDR_DM3_502 Y1 0 -2600 200 R 50 50 7 1 O
X PS_DDR_DQ28_502 Y2 0 -5500 200 R 50 50 7 1 B
X PS_DDR_DQ25_502 Y3 0 -5200 200 R 50 50 7 1 B
X PS_DDR_DQ27_502 Y4 0 -5400 200 R 50 50 7 1 B
X GND[59] A18 0 0 200 R 0 50 8 1 W
X GND[59] A8 0 0 200 R 50 50 8 1 W
X GND[59] B1 0 0 200 R 0 50 8 1 W
X GND[59] B11 0 0 200 R 0 50 8 1 W
X GND[59] C14 0 0 200 R 0 50 8 1 W
X GND[59] C4 0 0 200 R 0 50 8 1 W
X GND[59] C9 0 0 200 R 0 50 8 1 W
X GND[59] D17 0 0 200 R 0 50 8 1 W
X GND[59] E10 0 0 200 R 0 50 8 1 W
X GND[59] E20 0 0 200 R 0 50 8 1 W
X GND[59] F3 0 0 200 R 0 50 8 1 W
X GND[59] F7 0 0 200 R 0 50 8 1 W
X VCCPAUX[5] F8 0 -400 200 R 0 50 8 1 W
X GND[59] G10 0 0 200 R 0 50 8 1 W
X VCCBRAM[2] G11 0 -200 200 R 50 50 8 1 W
X GND[59] G12 0 0 200 R 0 50 8 1 W
X VCCINT[9] G13 0 -300 200 R 50 50 8 1 W
X GND[59] G16 0 0 200 R 0 50 8 1 W
X VCCPINT[6] G7 0 -500 200 R 50 50 8 1 W
X VCCPLL G8 0 -600 200 R 50 50 8 1 W
X VCCPAUX[5] G9 0 -400 200 R 50 50 8 1 W
X VCCBRAM[2] H10 0 -200 200 R 0 50 8 1 W
X GND[59] H11 0 0 200 R 0 50 8 1 W
X VCCINT[9] H12 0 -300 200 R 0 50 8 1 W
X GND[59] H13 0 0 200 R 0 50 8 1 W
X GND[59] H19 0 0 200 R 0 50 8 1 W
X GND[59] H7 0 0 200 R 0 50 8 1 W
X VCCPAUX[5] H8 0 -400 200 R 0 50 8 1 W
X GND[59] H9 0 0 200 R 0 50 8 1 W
X VCCAUX[6] J11 0 -100 200 R 50 50 8 1 W
X GND[59] J12 0 0 200 R 0 50 8 1 W
X VCCINT[9] J13 0 -300 200 R 0 50 8 1 W
X GND[59] J2 0 0 200 R 0 50 8 1 W
X VCCPINT[6] J7 0 -500 200 R 0 50 8 1 W
X GND[59] J8 0 0 200 R 0 50 8 1 W
X GND[59] K11 0 0 200 R 0 50 8 1 W
X VCCINT[9] K12 0 -300 200 R 0 50 8 1 W
X GND[59] K13 0 0 200 R 0 50 8 1 W
X GND[59] K15 0 0 200 R 0 50 8 1 W
X GND[59] K5 0 0 200 R 0 50 8 1 W
X GND[59] K7 0 0 200 R 0 50 8 1 W
X VCCPAUX[5] K8 0 -400 200 R 0 50 8 1 W
X VCCAUX[6] L11 0 -100 200 R 0 50 8 1 W
X GND[59] L12 0 0 200 R 0 50 8 1 W
X VCCINT[9] L13 0 -300 200 R 0 50 8 1 W
X GND[59] L18 0 0 200 R 0 50 8 1 W
X VCCPINT[6] L7 0 -500 200 R 0 50 8 1 W
X GND[59] L8 0 0 200 R 0 50 8 1 W
X GND[59] M1 0 0 200 R 0 50 8 1 W
X GND[59] M11 0 0 200 R 0 50 8 1 W
X VCCINT[9] M12 0 -300 200 R 0 50 8 1 W
X GND[59] M13 0 0 200 R 0 50 8 1 W
X GND[59] M7 0 0 200 R 0 50 8 1 W
X VCCPAUX[5] M8 0 -400 200 R 0 50 8 1 W
X GND[59] N10 0 0 200 R 0 50 8 1 W
X VCCAUX[6] N11 0 -100 200 R 0 50 8 1 W
X GND[59] N12 0 0 200 R 0 50 8 1 W
X VCCINT[9] N13 0 -300 200 R 0 50 8 1 W
X GND[59] N14 0 0 200 R 0 50 8 1 W
X GND[59] N4 0 0 200 R 0 50 8 1 W
X VCCPINT[6] N7 0 -500 200 R 0 50 8 1 W
X GND[59] N8 0 0 200 R 0 50 8 1 W
X VCCAUX[6] N9 0 -100 200 R 0 50 8 1 W
X VCCAUX[6] P10 0 -100 200 R 0 50 8 1 W
X GND[59] P11 0 0 200 R 0 50 8 1 W
X VCCINT[9] P12 0 -300 200 R 0 50 8 1 W
X GND[59] P13 0 0 200 R 0 50 8 1 W
X GND[59] P17 0 0 200 R 0 50 8 1 W
X GND[59] P7 0 0 200 R 0 50 8 1 W
X VCCPINT[6] P8 0 -500 200 R 0 50 8 1 W
X GND[59] P9 0 0 200 R 0 50 8 1 W
X GND[59] R12 0 0 200 R 0 50 8 1 W
X VCCINT[9] R13 0 -300 200 R 0 50 8 1 W
X GND[59] R20 0 0 200 R 0 50 8 1 W
X VCCPINT[6] R7 0 -500 200 R 0 50 8 1 W
X GND[59] R8 0 0 200 R 0 50 8 1 W
X VCCAUX[6] R9 0 -100 200 R 0 50 8 1 W
X GND[59] T13 0 0 200 R 0 50 8 1 W
X GND[59] T3 0 0 200 R 0 50 8 1 W
X GND[59] T7 0 0 200 R 0 50 8 1 W
X GND[59] U16 0 0 200 R 0 50 8 1 W
X GND[59] U6 0 0 200 R 0 50 8 1 W
X GND[59] V19 0 0 200 R 0 50 8 1 W
X GND[59] V9 0 0 200 R 0 50 8 1 W
X GND[59] W12 0 0 200 R 0 50 8 1 W
X GND[59] W2 0 0 200 R 0 50 8 1 W
X GND[59] Y15 0 0 200 R 0 50 8 1 W
X GND[59] Y5 0 0 200 R 0 50 8 1 W
X NC T5 0 -1700 200 R 50 50 9 1 N
X NC T9 0 -300 200 R 50 50 9 1 N
X NC U10 0 -400 200 R 50 50 9 1 N
X NC U5 0 -1800 200 R 50 50 9 1 N
X NC U7 0 -100 200 R 50 50 9 1 N
X NC U8 0 -1400 200 R 50 50 9 1 N
X NC U9 0 -1300 200 R 50 50 9 1 N
X NC V10 0 -2200 200 R 50 50 9 1 N
X NC V11 0 -2100 200 R 50 50 9 1 N
X NC V5 0 0 200 R 50 50 9 1 N
X NC V6 0 -2300 200 R 50 50 9 1 N
X NC V7 0 -200 200 R 50 50 9 1 N
X NC V8 0 -900 200 R 50 50 9 1 N
X NC W10 0 -1100 200 R 50 50 9 1 N
X NC W11 0 -1500 200 R 50 50 9 1 N
X NC W6 0 -2400 200 R 50 50 9 1 N
X NC W8 0 -1000 200 R 50 50 9 1 N
X NC W9 0 -1200 200 R 50 50 9 1 N
X NC Y11 0 -1600 200 R 50 50 9 1 N
X NC Y12 0 -1900 200 R 50 50 9 1 N
X NC Y13 0 -2000 200 R 50 50 9 1 N
X NC Y6 0 -600 200 R 50 50 9 1 N
X NC Y7 0 -500 200 R 50 50 9 1 N
X NC Y8 0 -800 200 R 50 50 9 1 N
X NC Y9 0 -700 200 R 50 50 9 1 N
ENDDRAW
ENDDEF
#
# VCC_DDR-power
#
DEF VCC_DDR-power #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "VCC_DDR-power" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 75 25 0 1 0 N
P 2 0 1 0 0 0 0 50 N
X VCC_DDR 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# VREF_DDR-power
#
DEF VREF_DDR-power #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "VREF_DDR-power" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 75 25 0 1 0 N
P 2 0 1 0 0 0 0 50 N
X VREF_DDR 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# VTT_DDR-power
#
DEF VTT_DDR-power #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "VTT_DDR-power" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 75 25 0 1 0 N
P 2 0 1 0 0 0 0 50 N
X VTT_DDR 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library