Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Scan chain Verification failed #19

Open
PiyushSaini97 opened this issue Jun 30, 2021 · 4 comments
Open

Scan chain Verification failed #19

PiyushSaini97 opened this issue Jun 30, 2021 · 4 comments

Comments

@PiyushSaini97
Copy link

Hi,
While running fault chain command I bumped into an error. Please refer image.

image

I generated TV with default options. The prompt displays "Scan chain verification failed". I'm confused, which program is being referenced here that requires clock and reset? The netlist generated using yosys contained reset and clock signals.
The reset in my design is synchronous(and is the only reset signal).
Even with all these errors, .chained file is created in my netlist folder. I'm able to run tap asm command and check the created .bin files.
I encountered similar issue while running fault tap command. .jtag file was created but the prompt displayed "Tap port verification failed".

image

Also, I'm curious to know what would have been the output if both these steps verified successfully.

Regards,
Piyush

@donn
Copy link
Member

donn commented Jul 1, 2021

That scan chain verification just verifies if the created scan chain works properly. That means it failed. The tap also fails because scan chain verification fails. It doesn't affect the creation of the scan chain itself.

I'll have to test and get back to you on why counter is failing scan chain verification. Thank you for your patience and diligence in reporting bugs. :)

@PiyushSaini97
Copy link
Author

Not only counter. I tried running universal 8 bit shift register.

Code:
image

Unfortunately I encountered the same error :(

@PiyushSaini97
Copy link
Author

@donn I understood the problem. I was using asynchronous reset in both of my designs. For that reason my scan chain verification failed. After changing that my scan chain verified successfully.

However, now I bumped into another error. I ran fault tap and got this
18

But now if I append --skipSynth to it then I get this
Screenshot from 2021-07-02 06-08-34

Tap port verified successfully in this but test vector simulation failed.

According to the error I passed --activeLow but then I get this error

17

What is the reason I'm encountering these errors and why adding --skipSynth verified the tap port successully?

@bharath19-gs
Copy link

bharath19-gs commented Jan 23, 2023

Hi,
please do let me know if any solution for this issue?
as i am facing the same issue too.

please do give your valuable inputs

Regards
bharath

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants